Underground Experiment and Modeling of Alpha Emitters Induced Soft-Error Rate in CMOS 65 nm SRAM

被引:20
|
作者
Martinie, Sebastien [1 ,2 ]
Autran, Jean-Luc [1 ,2 ]
Sauze, Sebastien [1 ,2 ]
Munteanu, Daniela [1 ,2 ]
Uznanski, Slawosz [3 ]
Roche, Philippe [3 ]
Gasiot, Gilles [3 ]
机构
[1] Aix Marseille Univ, F-13384 Marseille 13, France
[2] CNRS, Inst Mat Microelect & Nanosci Provence IM2NP, UMR CNRS 6242, F-13384 Marseille 13, France
[3] STMicroelectronics, F-38926 Crolles, France
关键词
Alpha emitter; contamination; real-time testing; secular equilibrium; single-event rate (SER); static memory; uranium; uranium disintegration chain;
D O I
10.1109/TNS.2012.2189246
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work reports a long-duration (similar to 3 years) real-time underground experiment of 65 nm SRAM technology at the underground laboratory of Modane (LSM) to quantify the impact of alpha-emitter on the Soft-Error Rate (SER). We developed an original and full analytical charge deposition based on non constant Linear Energy Transfer (LET) to accurately model the diffusion/collection approach. Monte Carlo simulation results based on this improved model have been compared to experimental data to analyze the impact of alpha-particle production inside the circuit silicon material for both single and multiple chip upsets. Finally, the respective contributions of alpha emitters and atmospheric neutrons to the circuit Soft-Error Rate (SER) are evaluated and compared, considering additional real-time measurements performed in altitude on the ASTEP platform.
引用
收藏
页码:1048 / 1053
页数:6
相关论文
共 50 条
  • [41] Alpha-Particle-Induced Soft Errors and Multiple Cell Upsets in 65-nm 10T Subthreshold SRAM
    Fuketa, Hiroshi
    Hashimoto, Masanori
    Mitsuyama, Yukio
    Onoye, Takao
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 213 - 217
  • [42] Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process
    Yoshimoto, Shusuke
    Amashita, Takuro
    Okumura, Shunsuke
    Nii, Koji
    Yoshimoto, Masahiko
    Kawaguchi, Hiroshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (08) : 1359 - 1365
  • [43] A comparative study on the soft-error rate of flip-flops from 90-nm production libraries
    Heijmen, Tino
    Roche, Philippe
    Gasiot, Gilles
    Forbes, Keith R.
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 204 - +
  • [44] Alpha Particle and Neutron-induced Soft Error Rates and Scaling Trends in SRAM
    Kobayashi, Hajime
    Kawamoto, Nobutaka
    Kase, Jun
    Shiraish, Ken
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 206 - 211
  • [45] Application of Triple Modular Redundancy for Soft Error Mitigation in 65-28 nm CMOS VLSI
    Skorobogatov, A. P.
    INTERNATIONAL CONFERENCE ON MICRO- AND NANO-ELECTRONICS 2016, 2016, 10224
  • [46] Characterization of Radiation-Induced SRAM and Logic Soft Errors from 0.33V to 1.0V in 65nm CMOS
    Pawlowski, Robert
    Crop, Joseph
    Cho, Minki
    Tschanz, James
    De, Vivek
    Fairbanks, Thomas
    Quinn, Heather
    Borkar, Shekhar
    Chiang, Patrick Yin
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [47] Alpha Particle Soft-Error Rates for D-FF Designs in 16-nm and 7-nm Bulk FinFET Technologies
    Cao, J.
    Xu, L.
    Bhuva, B. L.
    Wen, S. -J.
    Wong, R.
    Narasimham, B.
    Massengill, L. W.
    2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [48] Soft-error Tolerance by Guard-Gate Structures on Flip-Flops in 22/65 nm FD-SOI Technologies
    Nakajima, Ryuichi
    Ito, Takafumi
    Kii, Tomoya
    Ebara, Mitsunori
    Furuta, Jun
    Kobayashi, Kazutoshi
    Louvat, Mathieu
    Jacquet, Francois
    Eloy, Jean-Christophe
    Montfort, Olivier
    Jure, Lionel
    Huard, Vincent
    2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS, 2022, : 180 - 184
  • [49] Soft-Error Tolerance Depending on Supply Voltage by Heavy Ions on Radiation-Hardened Flip Flops in a 65 nm Bulk Process
    Tsukita, Yuto
    Ebara, Mitsunori
    Furuta, Jun
    Kobayashi, Kazutoshi
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [50] Soft-Error Tolerance by Guard-Gate Structures on Flip-Flops in 22 and 65 nm FD-SOI Technologies
    Nakajima, Ryuichi
    Ito, Takafumi
    Sugitani, Shotaro
    Kii, Tomoya
    Ebara, Mitsunori
    Furuta, Jun
    Kobayashi, Kazutoshi
    Louvat, Mathieu
    Jacquet, Francois
    Eloy, Jean-Christophe
    Montfort, Olivier
    Jure, Lionel
    Huard, Vincent
    IEICE TRANSACTIONS ON ELECTRONICS, 2024, E107C (07) : 191 - 200