Underground Experiment and Modeling of Alpha Emitters Induced Soft-Error Rate in CMOS 65 nm SRAM

被引:20
|
作者
Martinie, Sebastien [1 ,2 ]
Autran, Jean-Luc [1 ,2 ]
Sauze, Sebastien [1 ,2 ]
Munteanu, Daniela [1 ,2 ]
Uznanski, Slawosz [3 ]
Roche, Philippe [3 ]
Gasiot, Gilles [3 ]
机构
[1] Aix Marseille Univ, F-13384 Marseille 13, France
[2] CNRS, Inst Mat Microelect & Nanosci Provence IM2NP, UMR CNRS 6242, F-13384 Marseille 13, France
[3] STMicroelectronics, F-38926 Crolles, France
关键词
Alpha emitter; contamination; real-time testing; secular equilibrium; single-event rate (SER); static memory; uranium; uranium disintegration chain;
D O I
10.1109/TNS.2012.2189246
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work reports a long-duration (similar to 3 years) real-time underground experiment of 65 nm SRAM technology at the underground laboratory of Modane (LSM) to quantify the impact of alpha-emitter on the Soft-Error Rate (SER). We developed an original and full analytical charge deposition based on non constant Linear Energy Transfer (LET) to accurately model the diffusion/collection approach. Monte Carlo simulation results based on this improved model have been compared to experimental data to analyze the impact of alpha-particle production inside the circuit silicon material for both single and multiple chip upsets. Finally, the respective contributions of alpha emitters and atmospheric neutrons to the circuit Soft-Error Rate (SER) are evaluated and compared, considering additional real-time measurements performed in altitude on the ASTEP platform.
引用
收藏
页码:1048 / 1053
页数:6
相关论文
共 50 条
  • [1] Alpha-Particle Induced Soft-Error Rate in CMOS 130 nm SRAM
    Martinie, S.
    Autran, J. L.
    Uznanski, S.
    Roche, P.
    Gasiot, G.
    Munteanu, D.
    Sauze, S.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 1086 - 1092
  • [2] Real-time neutron and alpha soft-error rate testing of CMOS 130nm SRAM:: Altitude versus underground measurements
    Autran, J. L.
    Roche, P.
    Sauze, S.
    Gasiot, G.
    Munteanu, D.
    Loaiza, P.
    Zampaolo, M.
    Borel, J.
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 233 - +
  • [3] The impact of aging effects and manufacturing variation on SRAM soft-error rate
    Cannon, Ethan H.
    KleinOsowski, A. J.
    Kanj, Rouwaida
    Reinhardt, Daniel D.
    Joshi, Rajiv V.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (01) : 145 - 152
  • [4] Soft-Error Rate Induced by Thermal and Low Energy Neutrons in 40 nm SRAMs
    Autran, J. L.
    Serre, S.
    Semikh, S.
    Munteanu, D.
    Gasiot, G.
    Roche, P.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2658 - 2665
  • [5] Critical charge characterization for soft error rate modeling in 90nm SRAM
    Naseer, Riaz
    Boulghassoul, Younes
    Draper, Jeff
    DasGupta, Sandeepan
    Witulski, Art
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1879 - +
  • [6] Variation of SRAM alpha-induced soft error rate with technology node
    Leroy, Damien
    Gaillard, Remi
    Schaefer, Erwin
    Beltrando, Cyrille
    Wen, Shi-Jie
    Wong, Richard
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 253 - 257
  • [7] IMPROVEMENT OF ALPHA-PARTICLE-INDUCED SOFT-ERROR IMMUNITY IN A GAAS SRAM BY A BURIED P-LAYER
    UMEMOTO, Y
    MASUDA, N
    SHIGETA, J
    MITSUSADA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (03) : 268 - 274
  • [8] Altitude and Underground Real-Time SER Characterization of CMOS 65 nm SRAM
    Autran, J. L.
    Roche, P.
    Sauze, S.
    Gasiot, G.
    Munteanu, D.
    Loaiza, P.
    Zampaolo, M.
    Borel, J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (04) : 2258 - 2266
  • [10] A 32 kb Macro with 8T Soft Error Robust, SRAM Cell in 65-nm CMOS
    Shah, Jaspal Singh
    Nairn, David
    Sachdev, Manoj
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (03) : 1367 - 1374