Automated formal verification for VHDL designs

被引：0
|
作者：
Lin, FY
Li, HC
机构：
来源：
COMPUTERS AND THEIR APPLICATIONS - PROCEEDINGS OF THE ISCA 11TH INTERNATIONAL CONFERENCE | 1996年
关键词：
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
We present an approach to employ symbolic model checker (SMV) to model and verify VHDL specifications. This formalism, although mathematically simple, can model most of the properties of the finite transition system, and so play an important role in the study of their semantics. Hardware can be formally verified by describing both the specification and implementation using VHDL and SMV.
引用
收藏
页码：174 / 177
页数：4
相关论文
共 50 条
  • [41] Formal verification of analog and mixed signal designs in mathematica
    Zaki, Mohamed H.
    Al-Sammane, Ghiath
    Tahar, Sofiene
    COMPUTATIONAL SCIENCE - ICCS 2007, PT 2, PROCEEDINGS, 2007, 4488 : 263 - +
  • [42] Formal verification of ASM designs using the MDG tool
    Gawanmeh, A
    Tahar, S
    Winter, K
    FIRST INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, PROCEEDINGS, 2003, : 210 - 219
  • [43] Diversity-Driven Automated Formal Verification
    First, Emily
    Brun, Yuriy
    2022 ACM/IEEE 44TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2022), 2022, : 749 - 761
  • [44] Formal Verification of Safety Architectures for Automated Driving
    Eberhart, Clovis
    Dubut, Jeremy
    Haydon, James
    Hasuo, Ichiro
    2023 IEEE INTELLIGENT VEHICLES SYMPOSIUM, IV, 2023,
  • [45] Formal methods and automated verification of critical systems
    Maurice H. ter Beek
    Stefania Gnesi
    Alexander Knapp
    International Journal on Software Tools for Technology Transfer, 2018, 20 : 355 - 358
  • [46] Formal verification of C language based VLSI designs
    Fujita, M
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 93 - 100
  • [47] Automated Formal Verification of the TTEthernet Synchronization Quality
    Steiner, Wilfried
    Dutertre, Bruno
    NASA FORMAL METHODS, 2011, 6617 : 375 - +
  • [48] Formal methods and automated verification of critical systems
    ter Beek, Maurice H.
    Gnesi, Stefania
    Knapp, Alexander
    INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2018, 20 (04) : 355 - 358
  • [49] Formal Verification of Intersection Safety for Automated Driving
    Haydon, James
    Bondu, Martin
    Eberhart, Clovis
    Dubut, Jeremy
    Hasuo, Ichiro
    2023 IEEE 26TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, ITSC, 2023, : 107 - 114
  • [50] Replication and Abstraction: Symmetry in Automated Formal Verification
    Wahl, Thomas
    Donaldson, Alastair
    SYMMETRY-BASEL, 2010, 2 (02): : 799 - 847
12345