Automated formal verification for VHDL designs

被引：0
|
作者：
Lin, FY
Li, HC
机构：
来源：
COMPUTERS AND THEIR APPLICATIONS - PROCEEDINGS OF THE ISCA 11TH INTERNATIONAL CONFERENCE | 1996年
关键词：
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
We present an approach to employ symbolic model checker (SMV) to model and verify VHDL specifications. This formalism, although mathematically simple, can model most of the properties of the finite transition system, and so play an important role in the study of their semantics. Hardware can be formally verified by describing both the specification and implementation using VHDL and SMV.
引用
收藏
页码：174 / 177
页数：4
相关论文
共 50 条
  • [21] Semi-formal verification of VHDL-AMS descriptions
    Salem, A
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 333 - 336
  • [22] Specification of control flow properties for verification of synthesized VHDL designs
    Narasimhan, N
    Vemuri, R
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 327 - 345
  • [23] A tool for translation of VHDL descriptions into a formal model and its application to formal verification and synthesis
    Bawa, RK
    Encrenaz, E
    FORMAL TECHNIQUES IN REAL-TIME AND FAULT-TOLERANT SYSTEMS, 1996, 1135 : 471 - 474
  • [24] Formal Verification of Flow Equivalence in Desynchronized Designs
    Paykin, Jennifer
    Huffman, Brian
    Zimmerman, Daniel M.
    Beerel, Peter A.
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS ASYNC 2020, 2020, : 54 - 62
  • [25] Formal verification of LTL formulas for systemc designs
    Grosse, D
    Drechsler, R
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 245 - 248
  • [26] Formal verification of component-based designs
    Karlsson, Daniel
    Eles, Petru
    Peng, Zebo
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2007, 11 (01) : 49 - 90
  • [27] Formal verification of component-based designs
    Daniel Karlsson
    Petru Eles
    Zebo Peng
    Design Automation for Embedded Systems, 2007, 11 : 49 - 90
  • [28] Reveal: A Formal Verification Tool for Verilog Designs
    Andraus, Zaher S.
    Liffiton, Mark H.
    Sakallah, Karem A.
    LOGIC FOR PROGRAMMING, ARTIFICIAL INTELLIGENCE, AND REASONING, PROCEEDINGS, 2008, 5330 : 343 - 352
  • [29] RVF - AN AUTOMATED FORMAL VERIFICATION SYSTEM
    WANG, TC
    GOLDBERG, A
    LECTURE NOTES IN ARTIFICIAL INTELLIGENCE, 1992, 607 : 735 - 739
  • [30] Automated formal analysis and verification: an overview
    Krena, Bohuslav
    Vojnar, Tomas
    INTERNATIONAL JOURNAL OF GENERAL SYSTEMS, 2013, 42 (04) : 335 - 365
12345