Design of q-Parallel LFSR-Based Syndrome Generator

被引:0
|
作者
Kim, Seung-Youl [1 ]
Cho, Kyoung-Rok [1 ]
Lee, Je-Hoon [2 ]
机构
[1] Chungbuk Natl Univ, Dept Comp & Commun Engn, Cheongju, Chungbuk 361763, South Korea
[2] Kangwon Natl Univ, Div Elect Informat & Commun Engn, Gangwon 245711, South Korea
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2015年 / E98C卷 / 07期
基金
新加坡国家研究基金会;
关键词
error control code; parallel architecture; LFSR; BCH;
D O I
10.1587/transele.E98.C.594
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new parallel architecture of syndrome generator for a high-speed BCH (Bose-Chaudhuri-Hocquenghem) decoder. In particular, the proposed parallel syndrome generators are based on LFSR (linear feedback shift register) architecture to achieve high throughput without significant area overhead. From the experimental results, the proposed approach achieves 4.60 Gbps using 0.25-mu m standard CMOS technology. This result is much faster than the conventional byte-wise GFM-based counterpart. The high throughputs are due to the well-tuned hardware implementation using unfolding transformation.
引用
收藏
页码:594 / 596
页数:3
相关论文
共 50 条
  • [11] Computation of Seeds for LFSR-Based Diagnostic Test Generation
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (12) : 2004 - 2012
  • [12] Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array
    Mucci, Claudio
    Vanzolini, Luca
    Mirimin, Ilario
    Gazzola, Daniele
    Deledda, Antonio
    Goller, Sebastian
    Knaeblein, Joachim
    Schneider, Axel
    Ciccarelli, Luca
    Campi, Fabio
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1248 - +
  • [13] A dynamically configurable LFSR-based PUF design against machine learning attacks
    Hou, Shen
    Deng, Ding
    Wang, Zhenyu
    Shi, Jiahe
    Li, Shaoqing
    Guo, Yang
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2021, 3 (01) : 31 - 56
  • [14] Structure design and optimization of 2-D LFSR-based multisequence test generator in built-in self-test
    Zhang, Xinhui
    Chen, Chien-In Henry
    Chakravarthy, Arvindkurnar
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (03) : 651 - 663
  • [16] A fast correlation attack for LFSR-based stream ciphers
    Palit, S
    Roy, BK
    De, A
    APPLIED CRYPTOGRAPHY AND NETWORK SECURITY, PROCEEDINGS, 2003, 2846 : 331 - 342
  • [17] LFSR-Based Test Generation for Path Delay Faults
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (02) : 345 - 353
  • [18] Cache Timing Analysis of LFSR-Based Stream Ciphers
    Leander, Gregor
    Zenner, Erik
    Hawkes, Philip
    CRYPTOGRAPHY AND CODING, PROCEEDINGS, 2009, 5921 : 433 - +
  • [19] Improve LFSR-based encryption with an extra layer of protection
    ISM University, Dhanbad, Jharkhand, India
    Electronic Design, 2008, 56 (02) : 47 - 48
  • [20] A tool for advanced learning of LFSR-based testing principles
    Jutman, A.
    Tsertov, A.
    Ubar, R.
    BEC - Int. Baltic Electron. Conf.; Proc. Bienn. Baltic Electron. Conf., 1600, (175-178):