An Improved Multi-core Shared Cache Replacement Algorithm

被引:4
作者
Fang Juan [1 ]
Li Chengyan [1 ]
机构
[1] Beijing Univ Technol, Coll Comp Sci, Beijing, Peoples R China
来源
2012 11TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING & SCIENCE (DCABES) | 2012年
关键词
component; multi-core; replacement; shared cache; HIGH-PERFORMANCE; POLICIES;
D O I
10.1109/DCABES.2012.39
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many multi-core processors employ a large last-level cache (LLC) shared among the multiple cores. Past research has demonstrated that traditional LRU and its approximation can lead to poor performance and unfairness when the multiple cores compete for the limited LLC capacity, and is susceptible to thrashing for memory-intensive workloads that have a working set greater than the available cache size. As the LLC grows in capacity, associativity, the performance gap between the LRU and the theoretical optimal replacement algorithms has widened. In this paper, we propose FLRU ( Frequency based LRU) replacement algorithm, which is applied to multi-core shared L2 cache, and it takes the recent access information, partition and the frequency information into consideration. FLRU manages to filter the less reused blocks through dynamic insertion/promotion policy and victim selection strategy to ensure that some fraction of the working set is retained in the cache so that at least that fraction of the working set can contribute to cache hits and to avoid trashing; meanwhile we augment traditional cache partition with victim selection, insertion and promotion policies to manage shared L2 caches.
引用
收藏
页码:13 / 17
页数:5
相关论文
共 50 条
[31]   A Parallel Dynamic Programming Algorithm on a Multi-core Architecture [J].
Tan, Guangming ;
Sun, Ninghui ;
Gao, Guang R. .
SPAA'07: PROCEEDINGS OF THE NINETEENTH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2007, :135-+
[32]   Redesigning MPI shared memory communication for large multi-core architecture [J].
Luo, Miao ;
Wang, Hao ;
Vienne, Jerome ;
Panda, Dhabaleswar K. .
COMPUTER SCIENCE-RESEARCH AND DEVELOPMENT, 2013, 28 (2-3) :137-146
[33]   Montgomery modular multiplication algorithm on multi-core systems [J].
Fan, Junfeng ;
Sakiyama, Kazuo ;
Verbauwhede, Ingrid .
2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, :261-266
[34]   The Implementation of MUSIC Algorithm on Heterogeneous Multi-core System [J].
Liang, Zhili ;
Song, Yukun ;
Liang, Qi ;
Sun, Yue .
PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, :50-54
[35]   EXPLOITING DIRECT ACCESS SHARED MEMORY FOR MPI ON MULTI-CORE PROCESSORS [J].
Brightwell, Ron .
INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2010, 24 (01) :69-77
[36]   WCET Analysis of Shared Caches in Multi-Core Architectures using Event-Arrival Curves [J].
Fischer, Thilo L. ;
Falk, Heiko .
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
[37]   Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement [J].
Jain, Akanksha ;
Lin, Calvin .
2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, :78-89
[38]   Optimization method for multi-core last level Cache considering the memory access modes [J].
Liu, Sheng ;
Chen, Haiyan ;
Ge, Leilei ;
Liu, Zhong .
Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2015, 37 (02) :79-85
[39]   Performance Analysis of Cache Coherence Protocols for Multi-core Architectures : A System Attribute Perspective [J].
Joshi, Amit D. ;
Vollala, Satyanarayana ;
Begum, B. Shameedha ;
Ramasubramanian, N. .
INTERNATIONAL CONFERENCE ON ADVANCES IN INFORMATION COMMUNICATION TECHNOLOGY & COMPUTING, 2016, 2016,
[40]   Dynamic Cache Management in Multi-Core Architectures through Run-time Adaptation [J].
Hameed, Fazal ;
Bauer, Lars ;
Henkel, Joerg .
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, :485-490