An Improved Multi-core Shared Cache Replacement Algorithm

被引:4
|
作者
Fang Juan [1 ]
Li Chengyan [1 ]
机构
[1] Beijing Univ Technol, Coll Comp Sci, Beijing, Peoples R China
来源
2012 11TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING & SCIENCE (DCABES) | 2012年
关键词
component; multi-core; replacement; shared cache; HIGH-PERFORMANCE; POLICIES;
D O I
10.1109/DCABES.2012.39
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many multi-core processors employ a large last-level cache (LLC) shared among the multiple cores. Past research has demonstrated that traditional LRU and its approximation can lead to poor performance and unfairness when the multiple cores compete for the limited LLC capacity, and is susceptible to thrashing for memory-intensive workloads that have a working set greater than the available cache size. As the LLC grows in capacity, associativity, the performance gap between the LRU and the theoretical optimal replacement algorithms has widened. In this paper, we propose FLRU ( Frequency based LRU) replacement algorithm, which is applied to multi-core shared L2 cache, and it takes the recent access information, partition and the frequency information into consideration. FLRU manages to filter the less reused blocks through dynamic insertion/promotion policy and victim selection strategy to ensure that some fraction of the working set is retained in the cache so that at least that fraction of the working set can contribute to cache hits and to avoid trashing; meanwhile we augment traditional cache partition with victim selection, insertion and promotion policies to manage shared L2 caches.
引用
收藏
页码:13 / 17
页数:5
相关论文
共 50 条
  • [1] Shared Cache-aware Scheduling Algorithm on Multi-core Systems
    Tang, Xiao-Yong
    INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND COMMUNICATION ENGINEERING (CSCE 2015), 2015, : 1249 - 1255
  • [2] Shared Cache Based on Content Addressable Memory in a Multi-Core Architecture
    Abumwais, Allam
    Obaid, Mahmoud
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4951 - 4963
  • [3] A Cache Utility Monitor for Multi-core Processor
    Fang, Juan
    Cheng, Yan-Jin
    Cai, Min
    Chang, Ze-Qing
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
  • [4] Analysis of Shared Cache Interference in Multi-Core Systems using Event-Arrival Curves
    Fischer, Thilo L.
    Falk, Heiko
    PROCEEDINGS OF 31ST INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS, RTNS 2023, 2023, : 23 - 33
  • [5] Predictable Shared Cache Management for Multi-Core Real-Time Virtualization
    Kim, Hyoseung
    Rajkumar, Ragunathan
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (01)
  • [6] A shared cache-aware Task scheduling strategy for multi-core systems
    Tang, Xiaoyong
    Yang, Xiaopan
    Liao, Guiping
    Zhu, Xinghui
    JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2016, 31 (02) : 1079 - 1088
  • [7] Research on Dynamic Cache Distribution Scheduling Algorithm on Multi-core Processors
    Zhou, Benhai
    Qiao, Jianzhong
    Lin, Shu-Kuan
    2009 INTERNATIONAL CONFERENCE ON E-BUSINESS AND INFORMATION SYSTEM SECURITY, VOLS 1 AND 2, 2009, : 1262 - 1265
  • [8] Performance-Controllable Shared Cache Architecture for Multi-Core Soft Real-Time Systems
    Lee, Myoungjun
    Kim, Soontae
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 519 - 522
  • [9] Understanding the Impact of Cache Performance on Multi-core Architectures
    Ramasubramaniam, N.
    Srinivas, V. V.
    Kumar, P. Pavan
    INFORMATION TECHNOLOGY AND MOBILE COMMUNICATION, 2011, 147 : 403 - 406
  • [10] Time-sensitivity-aware shared cache architecture for multi-core embedded systems
    Myoungjun Lee
    Soontae Kim
    The Journal of Supercomputing, 2019, 75 : 6746 - 6776