Temporal Performance Degradation under RTN: Evaluation and Mitigation for Nanoscale Circuits

被引:7
作者
Luo, Hong [1 ]
Wang, Yu [1 ]
Cao, Yu [2 ]
Xie, Yuan [3 ]
Ma, Yuchun
Yang, Huazhong [1 ]
机构
[1] Tsinghua Univ, Dept EE, TNList, Beijing 100084, Peoples R China
[2] Arizona State Univ, Dept ECEE, Tempe, AZ 85287 USA
[3] Penn State Univ, Dept CSE, University Pk, PA 16802 USA
来源
2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2012年
基金
中国国家自然科学基金;
关键词
Random telegraph noise; Performance degradation; Mitigation technique; RANDOM TELEGRAPH NOISE; SIMULATION; MOSFETS;
D O I
10.1109/ISVLSI.2012.35
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Random telegraph noise (RTN) is one of the critical reliability concerns in nanoscale circuit design, and it is important to consider the impact of RTN on the circuits' temporal performance. This paper proposes a framework to evaluate the RTN-induced performance degradation and variation of digital circuits, and the evaluation results show that RTN can result in 54.4% degradation and 59.9% variation on the circuit delay at 16nm technology node. Power supply tuning and gate sizing techniques are investigated to demonstrate the impact of such circuit-level techniques on mitigating the RTN effect.
引用
收藏
页码:183 / 188
页数:6
相关论文
共 16 条
[1]  
Aadithya K, 2011, DES AUT CON, P292
[2]  
[Anonymous], 2011, P DES AUT TEST EUR C
[3]  
[Anonymous], P IEEE 12 INT S QUAL
[4]   Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's:: A 3-D "atomistic" simulation study [J].
Asenov, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) :2505-2513
[5]   Random Telegraph Noise in Highly Scaled nMOSFETs [J].
Campbell, J. P. ;
Qin, J. ;
Cheung, K. P. ;
Yu, L. C. ;
Suehle, J. S. ;
Oates, A. ;
Sheng, K. .
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, :382-+
[6]   Large Random Telegraph Noise in Sub-Threshold Operation of Nano-Scale nMOSFETs [J].
Campbell, J. P. ;
Yu, L. C. ;
Cheung, K. P. ;
Qin, J. ;
Suehle, J. S. ;
Oates, A. ;
Sheng, K. .
2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, :17-+
[7]   The Origins of Random Telegraph Noise in Highly Scaled SiON nMOSFETs [J].
Campbell, J. P. ;
Qin, J. ;
Cheung, K. P. ;
Yu, L. ;
Suehle, J. S. ;
Oates, A. ;
Sheng, K. .
2008 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2008, :105-+
[8]   Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca-Nanometer Flash Memories [J].
Ghetti, Andrea ;
Compagnoni, Christian Monzio ;
Spinelli, Alessandro S. ;
Visconti, Angelo .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) :1746-1752
[9]   Random telegraph signal noise simulation of decanano MOSFETs subject to atomic scale structure variation [J].
Lee, A ;
Brown, AR ;
Asenov, A ;
Roy, S .
SUPERLATTICES AND MICROSTRUCTURES, 2003, 34 (3-6) :293-300
[10]   Random Telegraph Signal noise SPICE modeling for circuit simulators [J].
Leyris, C. ;
Pilorget, S. ;
Marin, M. ;
Minondo, M. ;
Jaouen, H. .
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, :187-190