Simulation Tools for Fixed Point DSP Algorithms and Architectures

被引:0
作者
Cullen, K. B. [1 ]
Silvestre, G. C. M. [1 ]
Hurley, N. J. [1 ]
机构
[1] Univ Coll Dublin, Dept Comp Sci, Dublin, Ireland
来源
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 2 | 2005年 / 2卷
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents software tools that convert the C/C++ floating point source code for a DSP algorithm into a fixed point simulation model that can be used to evaluate the numerical performance of the algorithm on several different fixed point platforms including microprocessors, DSPs and FPGAs. The tools use a novel system for maintaining binary point information so that the conversion from floating point to fixed point is automated and the resulting fixed point algorithm achieves maximum possible precision. A configurable architecture is used during the simulation phase so that the algorithm can produce a bit-exact output for several different target devices.
引用
收藏
页码:153 / 156
页数:4
相关论文
共 8 条
  • [1] [Anonymous], 2002, SYSTEMC VERS 2 0 US
  • [2] CULLEN KB, 2002, P IR SIGN SYST C JUN
  • [3] CULLEN KB, 2003, P IR SIGN SYST C JUL
  • [4] GUERIN A, 2004, P IR SIGN SYST C JUL
  • [5] KAMATH S, 2002, P ICASSP MAY
  • [6] KIM S, 1998, IEEE T CIRCUITS SYST, V2
  • [7] KUM KI, 2000, IEEE T CIRCUITS SYST, V2
  • [8] WILLEMS M, 1997, P 34 DES AUT C JUN