Processor failures in a shared-memory multiprocessor system with resequencing

被引:0
|
作者
Karatza, HD [1 ]
Hilzer, RC [1 ]
机构
[1] Aristotelian Univ Salonika, Dept Informat, GR-54006 Salonika, Greece
来源
PROCEEDINGS OF THE HIGH PERFORMANCE COMPUTING SYMPOSIUM - HPC '99 | 1999年
关键词
multiprocessors; computer performance; discrete simulation;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a simulation model to address performance issues associated with a shared-memory multiprocessor system that is subject to hardware failures and subsequent repairs. Two policies used to schedule parallel jobs are compared using a variety of workloads, where multiple jobs can be executed simultaneously on disjoint subsets of processors called partitions. The impact of resequencing delay on performance is also explored. Simulated results indicate that both scheduling methods have merit and that their performance is seriously degraded by the resequencing delay.
引用
收藏
页码:243 / 248
页数:6
相关论文
共 50 条
  • [1] An architecture for tolerating processor failures in shared-memory multiprocessors
    Banatre, M
    Gefflaut, A
    Joubert, P
    Morin, C
    Lee, PA
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (10) : 1101 - 1115
  • [2] Performance of hierarchical processor scheduling in shared-memory multiprocessor systems
    Dandamudi, SP
    Ayachi, S
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (11) : 1202 - 1213
  • [3] Dedicated bus system for the shared-memory multiprocessor
    Kim, WW
    Chun, HS
    COMPUTERS AND THEIR APPLICATIONS, 2001, : 175 - 178
  • [4] Cache affinity and resequencing in a shared-memory multiprocessing system
    Karatza, HD
    JOURNAL OF SYSTEMS AND SOFTWARE, 2000, 51 (01) : 7 - 18
  • [5] VQ compression algorithms on a shared-memory multiprocessor system
    Wakatani, Akiyoshi
    DCC 2006: Data Compression Conference, Proceedings, 2006, : 470 - 470
  • [6] USING PROCESSOR-CACHE AFFINITY INFORMATION IN SHARED-MEMORY MULTIPROCESSOR SCHEDULING
    SQUILLANTE, MS
    LAZOWSKA, ED
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (02) : 131 - 143
  • [7] APPLICATIVE PARALLELISM ON A SHARED-MEMORY MULTIPROCESSOR
    OLDEHOEFT, RR
    CANN, DC
    IEEE SOFTWARE, 1988, 5 (01) : 62 - 70
  • [8] A SHARED-MEMORY MULTIPROCESSOR LOGIC SIMULATOR
    BEIHL, G
    EIGHTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS: 1989 CONFERENCE PROCEEDINGS, 1989, : 26 - 28
  • [9] COMBINATOR REDUCTION IN A SHARED-MEMORY MULTIPROCESSOR
    BURKIMSHER, PC
    COMPUTER JOURNAL, 1987, 30 (03): : 214 - 222
  • [10] PVM in a shared-memory industrial multiprocessor
    Appiani, E
    Bologna, M
    Corvi, M
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1995, 919 : 588 - 593