Design considerations for CMOS near the limits of scaling

被引：36

作者：

Frank, DJ ^{[1
]}

Taur, Y ^{[1
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

SOLID-STATE ELECTRONICS | 2002年 / 46卷 / 03期

关键词：

CMOS; scaling limits; tunneling currents; power dissipation; MOSFET design;

D O I：

10.1016/S0038-1101(01)00102-2

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

As MOSFETs reach the limits of scaling, a variety of physical and application-related constraints must be considered. This paper provides an overview of these constraints for conventional bulk-like MOSFET design, including two-dimensional effects due to short-channel length, tunneling currents through thin insulators and junctions, limitations on supply and threshold voltage reduction, dopant fluctuation effects, and overall system power dissipation requirements. We show that the end of scaling is different for different applications, depending especially on the leakage dissipation constraints. (C) 2002 Elsevier Science Ltd. All rights reserved.

引用

页码：315 / 320

页数：6

共 50 条

[21] Lowest-vIN CMOS Single-Inductor Boost Charger: Design, Limits, and Validation [J].

Chang, Tianyu ;

Rincon-Mora, Gabriel A. .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (09) :10808-10820

[22] CMOS CCCII: Structures, characteristics, and considerations [J].

Chaisricharoen, Roungsan ;

Chipipop, Boonruk ;

Sirinaovakul, Boonchareon .

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2010, 64 (06) :540-557

[23] Design of Near-threshold CMOS and TG Based Adder Circuit for Computing Applications [J].

Basha, M. Mahaboob ;

Busi, Rambabu ;

Gundala, Srinivasulu ;

Naishadhkumar, Pandya Vyomal .

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2022, 16 (03) :191-201

[24] A Study on CMOS Time Uncertainty with Technology Scaling [J].

Figueiredo, Monica ;

Aguiar, Rui L. .

INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 :146-+

[25] Noise characteristics with CMOS sensor array scaling [J].

Accarino, Claudio ;

Annese, Valerio F. ;

Cheah, Boon Chong ;

Al-Rawhani, Mohammed A. ;

Shah, Yash D. ;

Beeley, James ;

Giagkoulovitis, Christos ;

Mitra, Srinjoy ;

Cumming, David R. S. .

MEASUREMENT, 2020, 152

[26] Impact of technology scaling on CMOS logic styles [J].

Anis, M ;

Allam, M ;

Elmasry, M .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (08) :577-588

[27] Performance and Vdd scaling in deep submicrometer CMOS [J].

Chen, K ;

Hu, CM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1586-1589

[28] Analysis of Practical Scaling Limits in Nanoelectromechanical Switches [J].

Ranganathan, Vaishnavi ;

Rajgopal, Srihari ;

Mehregany, Mehran ;

Bhunia, Swarup .

2014 9TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2014, :471-476

[29] Scaling limits of a model for selection at two scales [J].

Luo, Shishi ;

Mattingly, Jonathan C. .

NONLINEARITY, 2017, 30 (04) :1682-1707

[30] SCALING LIMITS FOR CONTINUOUS OPINION DYNAMICS SYSTEMS [J].

Como, Giacomo ;

Fagnani, Fabio .

ANNALS OF APPLIED PROBABILITY, 2011, 21 (04) :1537-1567

← 1 2 3 4 5 →