System-on-a-chip (SoC)-based Hardware Acceleration for Extreme Learning Machine

被引:0
|
作者
Safaei, Amin [1 ]
Wu, Q. M. Jonathan [1 ]
Yang, Yimin [1 ]
Akilan, Thangarajah [1 ]
机构
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Extreme learning machine; system on chip field-programmable gate array (SoC FPGA); hardware (HW) neural networks (NNs);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Extreme learning machine (ELM) is a popular class of supervised models in machine learning that is used in a wide range of applications, such as image object classification, video content analysis (VCA) and human action recognition. However, ELM classification is a computationally demanding task, and the existing hardware implementations are not efficient for embedded systems. This work addresses the implementation of extreme learning machine (ELM) in a system on a chip field-programmable gate-array (SoC FPGA)-based customized architecture to efficiently utilize hardware accelerator. The optimization process consists of parallelism extraction, algorithm tuning and deep pipelining.
引用
收藏
页码:470 / 473
页数:4
相关论文
共 50 条
  • [21] Cost-effective and Eco-friendly LED System-on-a-Chip (SoC)
    Lau, Kei May
    Choi, Hoi Wai
    Lee, Shi-Wei Ricky
    Mok, Philip K. T.
    Sin, Johnny K. O.
    Yue, C. Patrick
    Ki, Wing-Hung
    2013 10TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING (CHINASSL), 2013, : 235 - 238
  • [22] Research Progress on FPGA-based Machine Learning Hardware Acceleration
    Wang C.
    Wang T.
    Ma X.
    Zhou X.-H.
    Jisuanji Xuebao/Chinese Journal of Computers, 2020, 43 (06): : 1161 - 1182
  • [23] A new system-on-a-chip (SOC) technology - High Q post passivation inductors
    Lin, MS
    Chen, L
    Lee, JY
    Wan, KH
    Chen, HM
    Chou, K
    Hsiao, R
    Lin, E
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1503 - 1509
  • [24] HLS Based Hardware Acceleration on the Zynq SoC: a Case Study for Fall Detection System
    Ali, Amine Ait Si
    Siupik, Marek
    Amira, Abbes
    Bensaali, Faycal
    Casaseca-de-la-Higuera, Pablo
    2014 IEEE/ACS 11TH INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2014, : 685 - 690
  • [25] A model for a reusable system-on-a-chip hardware component integrated with design exploration methodology
    Sllame, AM
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 287 - 290
  • [26] A flexible system-on-a-chip control hardware for atomic, molecular, and optical physics experiments
    Trenkwalder, A.
    Zaccanti, M.
    Poli, N.
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2021, 92 (10):
  • [27] Object-based hardware/software component interconnection model for interface design in system-on-a-chip circuits
    Cesário, W
    Gauthier, L
    Lyonnard, D
    Nicolescu, G
    Jerraya, AA
    JOURNAL OF SYSTEMS AND SOFTWARE, 2004, 70 (03) : 229 - 244
  • [28] A Study in Rapid Prototyping: Leveraging Software and Hardware Simulation Tools in the Bringup of System-on-a-Chip Based Platforms
    Callanan, O.
    Castelfranco, A.
    Crawford, C. H.
    Creedon, E.
    Lekuch, S.
    Muller, K.
    Nutter, M.
    Penner, H.
    Purcell, B.
    Purcell, M.
    Xenidis, J.
    2011 22ND IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP), 2011, : 45 - 52
  • [29] Quantum Bio-inspired Invariant Object Recognition Model on System-on-a-Chip (SoC)
    Kiong, Loo Chu
    Peng, Teh Joo
    2008 IEEE CONFERENCE ON ROBOTICS, AUTOMATION, AND MECHATRONICS, VOLS 1 AND 2, 2008, : 365 - 370
  • [30] Embedded DRAM (eDRAM) power-energy estimation for system-on-a-chip (SoC) applications
    Park, YH
    Kook, JH
    Yoo, HJ
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 625 - 630