共 19 条
[1]
[Anonymous], P IEEE INT REL PHYS
[2]
[Anonymous], ESD DESIGN ANALOG CI
[3]
[Anonymous], SHOCK VIBRATION
[4]
Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces
[J].
IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS,
2004,
:213-216
[6]
Ker MD, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P433
[7]
Linten D., 2014, P EL OV EL DISCH S E, P1
[8]
Liu JA, 2010, IEEE BIPOL BICMOS, P149, DOI 10.1109/ICCMS.2010.403
[9]
Liu J, 2011, IEEE RADIO WIRELESS, P279, DOI 10.1109/RWS.2011.5725504