共 50 条
- [1] SeTM: Efficient Execution of Speculative Threads with Hardware Transactional Memory PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012), 2012, : 522 - 531
- [2] Efficient execution of speculative threads and transactions with hardware transactional memory FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2014, 30 : 242 - 253
- [3] Improving Speculative taskloop in Hardware Transactional Memory OPENMP: ENABLING MASSIVE NODE-LEVEL PARALLELISM, IWOMP 2021, 2021, 12870 : 3 - 17
- [4] TMbarrier: Speculative Barriers Using Hardware Transactional Memory 2018 26TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2018), 2018, : 214 - 221
- [6] Using Hardware Transactional Memory to Implement Speculative Privatization in OpenMP LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2020, 2022, 13149 : 57 - 73
- [7] Using Hardware Transactional Memory to Enable Speculative Trace Optimization 2015 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOP (SBAC-PADW), 2015, : 1 - 6
- [8] Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading 18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 313 - 324
- [9] Isolation-Safe Speculative Access Control for Hardware Transactional Memory 2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 517 - 520