Efficient Management of Speculative Data in Hardware Transactional Memory Systems

被引:0
|
作者
Waliullah, M. M. [1 ]
Stenstrom, Per [1 ]
机构
[1] Chalmers Univ Technol, Dept Comp Sci & Engn, SE-41296 Gothenburg, Sweden
关键词
D O I
10.1109/ICSAMOS.2008.4664859
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Transactional memory systems promise to simplify parallel programming by avoiding deadlock, livelock, and serialization problems through optimistic, concurrent execution of code segments that potentially can have data conflicts with each other. Data conflict detection in proposed hardware transactional memory systems is done by associating a read bit with each cache block that is set when a block is speculatively read, However, since the set of blocks that have been speculatively read - the read set - has to he maintained until the transaction commits, one can often not replace a block that has been speculatively read. This leads to poor utilization of the private caches in a multi-core system. We propose a new scheme for managing the read set in hardware transactional memory systems. The novel insight is that only the addresses of the speculatively read blocks are needed for conflict detection but not the data. As a result, there is an opportunity to reduce the space needed to keep track of speculatively read blocks by B/A, where R is the block size and A is the block address. Assuming that B is 32 bytes and A is 32 bits, there is an eightfold space saving due to this. This paper presents a novel design for leveraging this opportunity and evaluates a concept that uses a Bloom filter to hash the addresses of the read set into a structure. We find that the proposed scheme utilizes the private cache more efficiently in a typical system configuration.
引用
收藏
页码:158 / 164
页数:7
相关论文
共 50 条
  • [1] SeTM: Efficient Execution of Speculative Threads with Hardware Transactional Memory
    Li, Gongming
    An, Hong
    Li, Qi
    Deng, Bobin
    Dai, Wenbo
    PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012), 2012, : 522 - 531
  • [2] Efficient execution of speculative threads and transactions with hardware transactional memory
    Li, Gongming
    An, Hong
    Li, Qi
    Deng, Bobin
    Dai, Wenbo
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2014, 30 : 242 - 253
  • [3] Improving Speculative taskloop in Hardware Transactional Memory
    Salamanca, Juan
    Baldassin, Alexandro
    OPENMP: ENABLING MASSIVE NODE-LEVEL PARALLELISM, IWOMP 2021, 2021, 12870 : 3 - 17
  • [4] TMbarrier: Speculative Barriers Using Hardware Transactional Memory
    Pedrero, Manuel
    Gutierrez, Eladio
    Plata, Oscar
    2018 26TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2018), 2018, : 214 - 221
  • [5] Efficient Eager Management of Conflicts for Scalable Hardware Transactional Memory
    Titos-Gil, Ruben
    Acacio, Manuel E.
    Garcia, Jose M.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (01) : 59 - 71
  • [6] Using Hardware Transactional Memory to Implement Speculative Privatization in OpenMP
    Salamanca, Juan
    Baldassin, Alexandro
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2020, 2022, 13149 : 57 - 73
  • [7] Using Hardware Transactional Memory to Enable Speculative Trace Optimization
    Salamanca, Juan
    Amaral, Jose Nelson
    Araujo, Guido
    2015 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOP (SBAC-PADW), 2015, : 1 - 6
  • [8] Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading
    Porter, Leo
    Choi, Bumyong
    Tullsen, Dean M.
    18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 313 - 324
  • [9] Isolation-Safe Speculative Access Control for Hardware Transactional Memory
    Tajimi, Tomoki
    Hayashi, Masaki
    Futamase, Yuki
    Shioya, Ryota
    Goshima, Masahiro
    Tsumura, Tomoaki
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 517 - 520
  • [10] A hardware/software co-designed speculative transactional memory architecture
    Wang, Yaobin
    An, Hong
    Liu, Zhiqin
    Chen, Fei
    Liang, Zhu
    Journal of Convergence Information Technology, 2012, 7 (13) : 215 - 222