Exploiting Stochastic Resonance to Enhance the Performance of Digital Bang-Bang PLLs

被引：25

作者：

Marucci, Giovanni ^{[1
]}

Levantino, Salvatore ^{[1
]}

Maffezzoni, Paolo ^{[1
]}

Samori, Carlo ^{[1
]}

机构：

[1] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2013年 / 60卷 / 10期

关键词：

All-digital phase-locked loop (ADPLL); digital phase-locked loop; jitter; limit cycle; phase noise; spur; stochastic resonance (SR); PHASE-DETECTOR GAIN; NOISE;

D O I：

10.1109/TCSII.2013.2273732

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, the multifaceted behavior of bang-bang digital phase-locked loops is explored. It is proved that a stochastic resonance phenomenon occurs at the balance between the quantization and intrinsic noise of the digitally controlled oscillator, which resides into the loop. How this condition maximizes the signal-to-noise performance is shown. The loop parameter value that yields stochastic resonance is provided in closed form.

引用

页码：632 / 636

页数：5

共 14 条

[11] A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fsrms Integrated Jitter at 4.5-mW Power [J].

Tasca, Davide ;

Zanuso, Marco ;

Marzin, Giovanni ;

Levantino, Salvatore ;

Samori, Carlo ;

Lacaita, Andrea L. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) :2745-2758

[12] Binary Phase Detector Gain in Bang-Bang Phase-Locked Loops With DCO Jitter [J].

Tertinek, Stefan ;

Gleeson, James P. ;

Feely, Orla .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) :941-945

[13]

Walker R., 2003, Phase Locking in High-Performance Syst

[14] Noise Analysis and Minimization in Bang-Bang Digital PLLs [J].

Zanuso, Marco ;

Tasca, Davide ;

Levantino, Salvatore ;

Donadel, Andrea ;

Samori, Carlo ;

Lacaita, Andrea L. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) :835-839

← 1 2 →