共 50 条
[41]
A Side Channel Based Power Analysis Technique for Hardware Trojan Detection using Statistical Learning Approach
[J].
2016 THIRTEENTH IEEE AND IFIP INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS (WOCN),
2016,
[42]
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
[J].
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY,
2006, 6 (9A)
:216-222
[43]
SM4 Chaotic Masking Scheme Against Power Analysis Based on FPGA
[J].
INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS,
2022, 32 (08)
[45]
Software Implementation of AES-128: Side Channel Attacks Based on Power Traces Decomposition
[J].
2022 INTERNATIONAL CONFERENCE ON CYBER WARFARE AND SECURITY (ICCWS),
2022,
:14-21
[46]
Hardware Trojan detection method based on the frequency domain characteristics of power consumption
[J].
2020 13TH INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN (ISCID 2020),
2020,
:410-413
[48]
Hardware countermeasure against side-channel attacks based on randomized instruction injection
[J].
Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition),
2014, 42 (05)
:128-132
[49]
Concurrent Faulty Clock Detection for Crypto Circuits against Clock Glitch based DFA
[J].
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS),
2013,
:1432-1435