Mixed CNT Bundles as VLSI Interconnects

被引:0
|
作者
Karthikeyan [1 ]
Mallick, P. S. [1 ]
机构
[1] VIT Univ, Sch Elect Engn, Vellore 632014, Tamil Nadu, India
关键词
Carbon nanotubes; Delay; Interconnects; copper;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Scaling of integrated circuits leads to increase in design complexity of the transistors. Interconnect delay, Power dissipation and electromagnetic interferences arises due to increase in resistance and capacitance at the nanometer level. Sub threshold operation of devices for ultra-low power requirement necessitates the design issues of interconnects. Carbon nanotube (CNT) interconnects are the better alternative to copper interconnects, mainly due to the excellent properties of carbon nanotubes. CNTs have higher strength and excellent thermal and electrical properties. Current carrying capacity of CNT is nearly 6 10 times that of copper. CNT are basically classified as single walled CNTs and Multiwall CNTs. In this paper, analysis on SWCNT, DWCNT and Mixed CNT bundles as interconnects were done. The performances of mixed CNT bundles are better in delay compared to SWCNT bundles and DWCNT bundles.
引用
收藏
页码:987 / 990
页数:4
相关论文
共 50 条
  • [41] Coding for minimizing energy in VLSI interconnects
    Sainarayanan, K. S.
    Ravindra, J. V. R.
    Nath, Kiran T.
    Srinivas, M. B.
    2006 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 166 - +
  • [42] Estimation of power distribution in VLSI interconnects
    Shin, Y
    Sakurai, T
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 370 - 375
  • [43] Regeneration techniques for RLC VLSI interconnects
    Awwad, FR
    Nekili, M
    ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 209 - 212
  • [44] Shape effect on electromigration in VLSI interconnects
    Gonzalez, JL
    Rubio, A
    MICROELECTRONICS RELIABILITY, 1997, 37 (07) : 1073 - 1078
  • [45] Current calculation on VLSI signal interconnects
    Shao, MZ
    Gao, YX
    Yuan, LP
    Chen, HM
    Wong, MDF
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 580 - 585
  • [46] Exploring Carbon Nanotubes for VLSI Interconnects
    Santos, Joshua A.
    Kelly, Troy F., Jr.
    Ullah, Muhammad S.
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 1122 - 1126
  • [47] Electromigration in VLSI of thin film interconnects
    Tu, KN
    FIFTH INTERNATIONAL CONFERENCE ON THIN FILM PHYSICS AND APPLICATIONS, 2004, 5774 : 1 - 4
  • [48] Use of carbon nanotubes for VLSI interconnects
    Robertson, J.
    Zhong, G.
    Hofmann, S.
    Bayer, B. C.
    Esconjauregui, C. S.
    Telg, H.
    Thomsen, C.
    DIAMOND AND RELATED MATERIALS, 2009, 18 (5-8) : 957 - 962
  • [49] Metal on Graphenated Metal for VLSI Interconnects
    Narula, Udit
    Tan, Cher Ming
    Tok, Eng Soon
    ADVANCED MATERIALS INTERFACES, 2018, 5 (13):
  • [50] Step response sensitivity of VLSI Interconnects
    Wardzinska, Agnieszka
    Bandurski, Wojciech
    2013 17TH IEEE WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2013,