Mixed CNT Bundles as VLSI Interconnects

被引:0
|
作者
Karthikeyan [1 ]
Mallick, P. S. [1 ]
机构
[1] VIT Univ, Sch Elect Engn, Vellore 632014, Tamil Nadu, India
关键词
Carbon nanotubes; Delay; Interconnects; copper;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Scaling of integrated circuits leads to increase in design complexity of the transistors. Interconnect delay, Power dissipation and electromagnetic interferences arises due to increase in resistance and capacitance at the nanometer level. Sub threshold operation of devices for ultra-low power requirement necessitates the design issues of interconnects. Carbon nanotube (CNT) interconnects are the better alternative to copper interconnects, mainly due to the excellent properties of carbon nanotubes. CNTs have higher strength and excellent thermal and electrical properties. Current carrying capacity of CNT is nearly 6 10 times that of copper. CNT are basically classified as single walled CNTs and Multiwall CNTs. In this paper, analysis on SWCNT, DWCNT and Mixed CNT bundles as interconnects were done. The performances of mixed CNT bundles are better in delay compared to SWCNT bundles and DWCNT bundles.
引用
收藏
页码:987 / 990
页数:4
相关论文
共 50 条
  • [21] Performance analysis of mixed CNT bundle interconnects at 10 nm technology
    Kumbhare, Vijay Rao
    Paltani, Punya Prasanna
    Majumder, Manoj Kumar
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (07) : 1049 - 1057
  • [22] Proposal and Analysis of Mixed CNT Bundle for Sub-Threshold Interconnects
    Singh, Ashish
    Dhiman, Rohit
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 584 - 588
  • [23] ] Fine-pitch carbon nanotube bundles assembly using CNT transfer for electrical interconnects
    Zhu, Lingbo
    Moon, Kyoung-Sik
    Hess, Dennis W.
    Wong, C. P.
    2007 12TH INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES, AND INTERFACES, 2007, : 115 - +
  • [24] Delay analysis of mixed CNT bundles as global interconnect for nanotechnology nodes
    Dhillon, Gurleen
    Sandha, Karmjit Singh
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2023, 74 (01): : 57 - 63
  • [25] SILICIDES FOR VLSI INTERCONNECTS
    ROSSER, P
    TOMKINS, G
    VACUUM, 1985, 35 (10-1) : 419 - 434
  • [26] Encoding in VLSI Interconnects
    Kaushik, Brajesh Kumar
    Verma, S. K.
    Singh, Balraj
    ADVANCES IN WIRELESS, MOBILE NETWORKS AND APPLICATIONS, 2011, 154 : 260 - +
  • [27] Process-Induced Delay Variation in SWCNT, MWCNT, and Mixed CNT Interconnects
    Majumder, Manoj Kumar
    Kumar, Jainender
    Kaushik, Brajesh Kumar
    IETE JOURNAL OF RESEARCH, 2015, 61 (05) : 533 - 540
  • [28] Analysis of Propagation Delay in Mixed Carbon Nanotube Bundle as Global VLSI Interconnects
    Das, Pankaj Kumar
    Majumder, Manoj Kumar
    Kaushik, B. K.
    Dasgupta, S.
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 118 - 121
  • [29] HOLOGRAPHIC OPTICAL INTERCONNECTS FOR VLSI
    BERGMAN, LA
    WU, WH
    JOHNSTON, AR
    NIXON, R
    ESENER, SC
    GUEST, CC
    YU, P
    DRABIK, TJ
    FELDMAN, M
    LEE, SH
    OPTICAL ENGINEERING, 1986, 25 (10) : 1109 - 1118
  • [30] Fast simulation of VLSI interconnects
    Jain, J
    Koh, CK
    Balakrishnan, V
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 93 - 98