共 40 条
[1]
Aalsaud A, 2018, INT WORKS POW TIM, P206, DOI 10.1109/PATMOS.2018.8464142
[2]
Speedup and Parallelization Models for Energy-Efficient Many-Core Systems Using Performance Counters
[J].
2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS),
2017,
:410-417
[3]
Amdahl G.M., 1967, SPRING JOINT COMP C
[4]
The PARSEC Benchmark Suite: Characterization and Architectural Implications
[J].
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES,
2008,
:72-81
[5]
Buch D. K., 2005, U. S. Patent, Patent No. [6,901,522, 6901522]
[7]
Chen YH, 2016, DES AUT TEST EUROPE, P79
[8]
Cormen T., 2009, INTRO ALGORITHM
[9]
A Methodology for Modeling Dynamic and Static Power Consumption for Multicore Processors
[J].
2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016),
2016,
:273-282