New High-Speed Multioutput Carry Look-Ahead Adders

被引：23

作者：

Efstathiou, Costas ^{[1
]}

Owda, Zaher ^{[2
]}

Tsiatouhas, Yiorgos ^{[2
]}

机构：

[1] Technol & Educ Inst Athens, Athens 12210, Greece

[2] Univ Ioannina, GR-45110 Ioannina, Greece

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2013年 / 60卷 / 10期

关键词：

Carry look-ahead (CLA) adders; Manchester carry chain; multioutput domino logic;

D O I：

10.1109/TCSII.2013.2278088

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, an efficient implementation of an 8-bit Manchester carry chain (MCC) adder in multioutput domino CMOS logic is proposed. The carries of this adder are computed in parallel by two independent 4-bit carry chains. Due to its limited carry chain length, the use of the proposed 8-bit adder module for the implementation of wider adders leads to significant operating speed improvement compared to the corresponding adders based on the standard 4-bit MCC adder module.

引用

页码：667 / 671

页数：5

共 18 条

[1] Area-efficient high-speed carry chain
Amin, A. A.
[J]. ELECTRONICS LETTERS, 2007, 43 (23) : 1258 - 1260
[2] [Anonymous], 2018, Computer Arithmetic Algorithms
[3] ANALYSIS AND DESIGN OF CMOS MANCHESTER ADDERS WITH VARIABLE CARRY-SKIP
CHAN, PK
SCHLAG, MDF
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (08) : 983 - 992
[4] High-speed parallel-prefix VLSI ling adders
Dimitrakopoulos, G
Nikolos, D
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (02) : 225 - 231
[5] Efstathiou C, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P485, DOI 10.1109/ICECS.2002.1046203
[6] Ercegovac M., 2004, Digital Arithmetic
[7] Hwang K., 1979, COMPUTER ARITHMETIC
[8] HIGH-SPEED BINARY ADDER
LING, H
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (2-3) : 156 - 166
[9] Enhanced 32-bit carry lookahead adder using multiple output enable-disable CMOS differential logic
Osorio, MCB
Sampaio, CA
Reis, AI
Ribas, RP
[J]. SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 181 - 185
[10] Parhami Behrooz, 2010, Computer Arithmetic Algorithms and Hardware Designs

← 1 2 →