Efficient parallelisation of the packet classification algorithms on multi-core central processing units using multi-threading application program interfaces

被引:3
作者
Abbasi, Mahdi [1 ]
Rafiee, Milad [1 ]
机构
[1] Bu Ali Sina Univ, Engn Fac, Dept Comp Engn, Hamadan, Hamadan, Iran
关键词
multi-threading; application program interfaces; telecommunication traffic; parallel programming; software libraries; pattern classification; multiprocessing systems; packet switching; parallelisation libraries; classification process; packet classification algorithms; multicore central processing units; multithreading application program interfaces; network packets; SDN-based network applications; multicore processors; open multiprocessing;
D O I
10.1049/iet-cdt.2019.0118
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The categorisation of network packets according to multiple parameters such as sender and receiver addresses is called packet classification. Packet classification lies at the core of Software-Defined Networking (SDN)-based network applications. Due to the increasing speed of network traffic, there is an urgent need for packet classification at higher speeds. Although it is possible to accelerate packet classification algorithms through hardware implementation, this solution imposes high costs and offers limited development capacity. On the other hand, current software methods to solve this problem are relatively slow. A practical solution to this problem is to parallelise packet classification using multi-core processors. In this study, the Thread, parallel patterns library (PPL), open multi-processing (OpenMP), and threading building blocks (TBB) libraries are examined and implemented to parallelise three packet classification algorithms, i.e. tuple space search, tuple pruning search, and hierarchical tree. According to the results, the type of algorithm and rulesets may influence the performance of parallelisation libraries. In general, the TBB-based method shows the best performance among parallelisation libraries due to using a theft mechanism and can accelerate the classification process up to 8.3 times on a system with a quad-core processor.
引用
收藏
页码:313 / 321
页数:9
相关论文
共 32 条
  • [1] A calibrated asymptotic framework for analyzing packet classification algorithms on GPUs
    Abbasi, M.
    Rafiee, M.
    [J]. JOURNAL OF SUPERCOMPUTING, 2019, 75 (10) : 6574 - 6611
  • [2] A case for three-dimensional stacking of tightly coupled data memories over multi-core clusters using low-latency interconnects
    Azarkhish, Erfan
    Loi, Igor
    Benini, Luca
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2013, 7 (05) : 191 - 199
  • [3] Clarifying and Compiling C/C++ Concurrency: from C++11 to POWER
    Batty, Mark
    Memarian, Kayvan
    Owens, Scott
    Sarkar, Susmit
    Sewell, Peter
    [J]. ACM SIGPLAN NOTICES, 2012, 47 (01) : 509 - 520
  • [4] A GPU-accelerated cortical neural network model for visually guided robot navigation
    Beyeler, Michael
    Oros, Nicolas
    Dutt, Nikil
    Krichmar, Jeffrey L.
    [J]. NEURAL NETWORKS, 2015, 72 : 75 - 87
  • [5] Cui L, 2015, Computer Methods and Recent Advances in Geomechanics, P231
  • [6] Deng YD, 2011, COMM COM INF SC, V164, P313
  • [7] Dobrescu Mihai, 2009, P ACM SIGOPS 22 S OP
  • [8] Hlaoui A, 2002, INT C PATT RECOG, P180, DOI 10.1109/ICPR.2002.1047427
  • [9] Tuning the victim selection policy of Intel TBB
    Iordan, Alexandru C.
    Jahre, Magnus
    Natvig, Lasse
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (10) : 584 - 591
  • [10] Kang K, 2011, DES AUT TEST EUROPE, P871