Preprocessing scheme of intelligent assembly for a high performance VLIW DSP

被引:1
|
作者
Hu, Yonghua [1 ]
Chen, Shuming [1 ]
Huang, Jie [2 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Hunan, Peoples R China
[2] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Peoples R China
关键词
preprocessing; VLIW DSP; intelligent Assembly; compiling;
D O I
10.1109/CGC.2012.114
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The time and energy needed for high-performance VLIW digital signal processors (DSPs) is dependent on the execution efficiency of the codes running on them. YHFT-Matrix DSP is a kind of high performance floating-point DSP for wireless communication and video image processing. It has strong ability to handle vector data and has abundant instruction set. To provide efficient codes for it, and meanwhile to ease the workload for programmers and to reduce programming difficulty, we use the intelligent assembly scheme, which combines the advantages of high-level language and assembly language. In this paper, the preprocessing for intelligent assembly is presented and the algorithm for lexical analysis and that for macro processing are investigated. For the former, a one time scan and step-by-step processing method is used to recognize kinds of lexical elements; for the latter, an algorithm based on a file relation graph is developed to settle macrosubstitution. The preprocessing results based on these algorithms can provide global information and information needed for subsequent process.
引用
收藏
页码:187 / 190
页数:4
相关论文
共 50 条
  • [41] Performance Optimization of High Speed DACs Using DSP
    Yoffe, Yaron
    Wohlgemuth, Eyal
    Sadot, Dan
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2020, 38 (12) : 3096 - 3105
  • [42] A multiplier and squarer generator for high performance DSP applications
    Pihl, J
    Aas, EJ
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 109 - 112
  • [43] Retargetable and tuneable code generation for high performance DSP
    Doroshenko, A
    Ragozin, D
    PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2003, 2763 : 452 - 466
  • [44] Reconfigurable execution core for high performance DSP applications
    Rath, AK
    Meher, PK
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2002, : 509 - 514
  • [45] Chips integrate high-performance analog and DSP
    Cravotta, R
    EDN, 2002, 47 (06) : 24 - 24
  • [46] Superscalar architecture design for high performance DSP operations
    Sheikh, Faheem
    Masud, Shahid
    Ahmed, Rehan
    MICROPROCESSORS AND MICROSYSTEMS, 2009, 33 (02) : 154 - 160
  • [47] High performance dual-MAC DSP architecture
    Kolagotla, RK
    Fridman, J
    Aldrich, BC
    Hoffman, MM
    Anderson, WC
    Allen, MS
    Witt, DB
    Dunton, RR
    Booth, LA
    IEEE SIGNAL PROCESSING MAGAZINE, 2002, 19 (04) : 42 - 53
  • [48] HIGH-PERFORMANCE DSP SHUNS OLD ARCHITECTURE
    CHILD, J
    COMPUTER DESIGN, 1993, 32 (11): : 46 - &
  • [49] High Performance DSP for Vision, Imaging and Neural Network
    Efland, Greg
    Parikh, Sandip
    Sanghavi, Himanshu
    Farooqui, Aamir
    2016 IEEE HOT CHIPS 28 SYMPOSIUM (HCS), 2016,
  • [50] Doubling DSP efficiency with high-performance SRAM
    New Product Development Strategic Marketing for Aerospace and Defense, Cypress Semiconductor Corp., United States
    ECN Electron. Compon. News, 2 (26-28):