Preprocessing scheme of intelligent assembly for a high performance VLIW DSP

被引:1
|
作者
Hu, Yonghua [1 ]
Chen, Shuming [1 ]
Huang, Jie [2 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Hunan, Peoples R China
[2] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Peoples R China
关键词
preprocessing; VLIW DSP; intelligent Assembly; compiling;
D O I
10.1109/CGC.2012.114
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The time and energy needed for high-performance VLIW digital signal processors (DSPs) is dependent on the execution efficiency of the codes running on them. YHFT-Matrix DSP is a kind of high performance floating-point DSP for wireless communication and video image processing. It has strong ability to handle vector data and has abundant instruction set. To provide efficient codes for it, and meanwhile to ease the workload for programmers and to reduce programming difficulty, we use the intelligent assembly scheme, which combines the advantages of high-level language and assembly language. In this paper, the preprocessing for intelligent assembly is presented and the algorithm for lexical analysis and that for macro processing are investigated. For the former, a one time scan and step-by-step processing method is used to recognize kinds of lexical elements; for the latter, an algorithm based on a file relation graph is developed to settle macrosubstitution. The preprocessing results based on these algorithms can provide global information and information needed for subsequent process.
引用
收藏
页码:187 / 190
页数:4
相关论文
共 50 条
  • [1] VLIW DSP - A scalable, high performance digital processing platform for printers and copiers
    Ghose, A
    Bearss, J
    Ganapathy, PK
    IS&T'S NIP16: INTERNATIONAL CONFERENCE ON DIGITAL PRINTING TECHNOLOGIES, 2000, : 109 - 109
  • [2] ODiN: A 32-bit high performance VLIW DSP for software defined radio applications
    Lee, SE
    Jeong, YM
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11) : 1780 - 1786
  • [3] Design and Implementation of a High-Performance and Complexity-Effective VLIW DSP for Multimedia Applications
    Tay-Jyi Lin
    Shin-Kai Chen
    Yu-Ting Kuo
    Chih-Wei Liu
    Pi-Chen Hsiao
    Journal of Signal Processing Systems, 2008, 51 : 209 - 223
  • [4] Design and implementation of a high-performance and complexity-effective VLIW DSP for multimedia applications
    Lin, Tay-Jyi
    Chen, Shin-Kai
    Kuo, Yu-Ting
    Liu, Chih-Wei
    Hsiao, Pi-Chen
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 51 (03): : 209 - 223
  • [5] Performance and Power Consumption Trade-offs for a VLIW DSP
    Ibrahim, Mostafa E. A.
    Rupp, Markus
    Habib, S. E. -D.
    ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 197 - +
  • [6] Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch
    Kun-Yuan Hsieh
    Yung-Chia Lin
    Chien-Chin Huang
    Jenq-Kuen Lee
    Journal of Signal Processing Systems, 2008, 51 : 257 - 268
  • [7] Enhancing microkernel performance on VLIW DSP processors via multiset context switch
    Hsieh, Kun-Yuan
    Lin, Yung-Chia
    Huang, Chien-Chin
    Lee, Jenq-Kuen
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 51 (03): : 257 - 268
  • [8] HIGH-PERFORMANCE FFTS FOR A VLIW ARCHITECTURE
    RODMAN, PK
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S32 - S46
  • [9] Assembly code conversion through pattern mapping between two VLIW DSP processors: A case study
    Su, BG
    Wang, J
    Hu, EW
    Manzano, J
    2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 406 - 409
  • [10] Nop Compression Scheme for High Speed DSPs Based on VLIW Architecture
    Jin, Taisong
    Ahn, Minwook
    Yoo, Donghoon
    Suh, Dongkwan
    Choi, Yoonsco
    Kim, Do-Hyung
    Lee, Shihwa
    2014 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2014, : 306 - 307