Minimum energy solution for ultra-low power applications

被引:2
|
作者
Guduri, M. [1 ]
Dokania, V. [1 ]
Verma, R. [1 ]
Islam, A. [1 ]
机构
[1] BIT, Dept ECE, Ranchi 835215, Jharkhand, India
关键词
OPERATION;
D O I
10.1007/s00542-018-3785-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper examines device sizing of CMOS inverter circuit at 22-nm technology node using predictive technology model in deep subthreshold region. Channel length (L) of the device is resolved to obtain optimized threshold voltage @ supply voltage of 150mV. Aspect ratio of Inverter logic gate is determined for the same supply voltage. Symmetrical transient response analysis is performed. It is found that the inverter logic gate is symmetric when aspect ratio () is equal to 3.71. Minimum propagation delay is found and observed that high performance circuit design is achievable for higher ratios. At L=66nm, optimum threshold voltage is obtained. Minimum energy point is also obtained at ratio of 3.71 at 122mV.
引用
收藏
页码:1823 / 1831
页数:9
相关论文
共 50 条
  • [41] Battery Management Technique to Reduce Standby Energy Consumption in Ultra-Low Power IoT and Sensory Applications
    Radfar, Mohsen
    Nakhlestani, Amir
    Le Viet, Hoang
    Desai, Aniruddha
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 336 - 345
  • [42] An Ion-to-Frequency ISFET Architecture for Ultra-Low Power Applications
    Cacho-Soblechero, Miguel
    Lande, Tor Sverre
    Georgiou, Pantelis
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [43] An ultra-low power high gain CMOS OTA for biomedical applications
    Ghaemnia, Afifeh
    Hashemipour, Omid
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (03) : 529 - 537
  • [44] EMPLOYING PIEZOJUNCTION EFFECT FOR ULTRA-LOW POWER RESONANT MICRODEVICE APPLICATIONS
    Rasouli, Amin
    Syrzycki, Marek J.
    Bahreyni, Behraad
    2015 TRANSDUCERS - 2015 18TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS (TRANSDUCERS), 2015, : 2021 - 2024
  • [45] Vertical Slit Field Effect Transistor in Ultra-Low Power Applications
    Qiu, Xiang
    Marek-Sadowska, Malgorzata
    Maly, Wojciech
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 384 - 390
  • [46] Ultra-low power sensors with near field communication for mobile applications
    Stroemmer, Esko
    Hillukkala, Mika
    Ylisaukko-oja, Arto
    WIRELESS SENSOR AND ACTOR NETWORKS, 2007, : 131 - +
  • [47] A Tunnel field effect transistor is a substitute for ultra-low power applications
    Kumar, Ch. Pavan
    Sivani, K.
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN HUMAN MACHINE INTERACTION (HMI), 2016, : 16 - 19
  • [48] Combinational Access Tunnel FET SRAM for Ultra-Low Power Applications
    Yang, Libo
    Zhu, Jiadi
    Chen, Cheng
    Wang, Zhixuan
    Liu, Zexue
    Huang, Qianqian
    Ye, Le
    Huang, Ru
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [49] Advanced CMOS technologies for ultra-low power logic and AI applications
    Takagi, Shinichi
    Toprasertpong, Kasidit
    Kato, Kimihiko
    Sumita, Kei
    Nako, Eishin
    Nakane, Ryosho
    Jo, Kwang-won
    Takenaka, Mitsuru
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [50] Dynamic Crosstalk Analysis in Coupled Interconnects for Ultra-Low Power Applications
    Rohit Dhiman
    Rajeevan Chandel
    Circuits, Systems, and Signal Processing, 2015, 34 : 21 - 40