Minimum energy solution for ultra-low power applications

被引:2
|
作者
Guduri, M. [1 ]
Dokania, V. [1 ]
Verma, R. [1 ]
Islam, A. [1 ]
机构
[1] BIT, Dept ECE, Ranchi 835215, Jharkhand, India
关键词
OPERATION;
D O I
10.1007/s00542-018-3785-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper examines device sizing of CMOS inverter circuit at 22-nm technology node using predictive technology model in deep subthreshold region. Channel length (L) of the device is resolved to obtain optimized threshold voltage @ supply voltage of 150mV. Aspect ratio of Inverter logic gate is determined for the same supply voltage. Symmetrical transient response analysis is performed. It is found that the inverter logic gate is symmetric when aspect ratio () is equal to 3.71. Minimum propagation delay is found and observed that high performance circuit design is achievable for higher ratios. At L=66nm, optimum threshold voltage is obtained. Minimum energy point is also obtained at ratio of 3.71 at 122mV.
引用
收藏
页码:1823 / 1831
页数:9
相关论文
共 50 条
  • [1] Minimum energy solution for ultra-low power applications
    M. Guduri
    V. Dokania
    R. Verma
    A. Islam
    Microsystem Technologies, 2019, 25 : 1823 - 1831
  • [2] Power Management System for Ultra-Low Power Energy Harvesting Applications
    Salomaa, Jarno
    Pulkkinen, Mika
    Haapala, Tuomas
    Nurmi, Marko
    Halonen, Kari
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1086 - 1089
  • [3] Ultra-Low Power and Ultra-Low Voltage Devices and Circuits for IoT Applications
    Hiramoto, T.
    Takeuchi, K.
    Mizutani, T.
    Ueda, A.
    Saraya, T.
    Kobayashi, M.
    Yamamoto, Y.
    Makiyama, H.
    Yamashita, T.
    Oda, H.
    Kamohara, S.
    Sugii, N.
    Yamaguchi, Y.
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 146 - 147
  • [4] Energy Effcient Bootstrapped CMOS Inverter for Ultra-Low Power Applications
    Al-daloo, Mohammed
    Yakovlev, Alex
    Halak, Basel
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 516 - 519
  • [5] Ultra-low voltage power management and computation methodology for energy harvesting applications
    Tsui, CY
    Shao, H
    Ki, WH
    Su, F
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 316 - 319
  • [6] Ultra-Low Power Conversion and Management Techniques for Thermoelectric Energy Harvesting Applications
    Fleming, Jerry W.
    ENERGY HARVESTING AND STORAGE: MATERIALS, DEVICES, AND APPLICATIONS, 2010, 7683
  • [7] The Tunnel Source MOSFET: A Novel Asymmetric Device Solution for Ultra-Low Power Applications
    Venkatagirish, N.
    Tura, Ahmet
    Jhaveri, Ritesh
    Chang, Hsu-Yu
    Woo, Jason
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 155 - 159
  • [8] An Ultra-Low Power CMOS LNA for WPAN Applications
    Liu, Hang-Ji
    Zhang, Zhao-Feng
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (02) : 174 - 176
  • [9] Ultra-Low Power Receivers for IoT Applications: A Review
    Wentzloff, David D.
    Alghaihab, Abdullah
    Im, Jaeho
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [10] CMOS technology for ultra-low power circuit applications
    Salomonson, CD
    Henley, WB
    Whittaker, DR
    Maimon, J
    IEEE SOUTHEASTCON '97 - ENGINEERING THE NEW CENTURY, PROCEEDINGS, 1996, : 233 - 235