Effect of post metallization annealing on structural and electrical properties of Ge metal-oxide-semiconductor (MOS) capacitors with Pt/HfO2 gate stack

被引：13

作者：

Chandra, S. V. Jagadeesh ^{[1
]}

Kim, Jin-Sung ^{[2
]}

Moon, Kyung-Won ^{[2
]}

Choi, Chel-Jong ^{[1
,2
]}

机构：

[1] Chonbuk Natl Univ, Sch Semicond & Chem Engn, Semicond Phys Res Ctr SPRC, Jeonju 561756, South Korea

[2] Chonbuk Natl Univ, Dept BIN Fus Technol, Jeonju 561756, South Korea

来源：

MICROELECTRONIC ENGINEERING | 2012年 / 89卷

关键词：

MOS; HFO2; Metal gate; Effective work function; EOT; Fermi level pinning; EFFECTIVE WORK FUNCTION; DENSITY; DEVICE; CHARGE;

D O I：

10.1016/j.mee.2011.03.156

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We fabricated Ge metal-oxide-semiconductor (MOS) capacitors with Pt/HfO2 gate stack and demonstrated the effects of post metallization annealing on their structural and electrical properties. Post metallization annealing was carried out at the temperatures of 500 and 600 degrees C for 30 min in oxygen (O-2) ambient. Post metallization annealing at both temperatures led to the reduction of the interface traps density (D-it) with a decrease in accumulation capacitance. By considering the presence of interfacial layer (IL) in-between HfO2 and Ge, the effective work function (Phi(m,eff)) values of Pt gate electrode after annealing at 500 and 600 degrees C, extracted from the relations of equivalent oxide thickness (EOT) versus flatband voltages (V-FB), were determined to be similar to 4.05 and similar to 5.43 eV, respectively. The presence of positive charge at the interface between HfO2 and IL produced by the formation of oxygen-rich HfO2/IL interface resulted in the minimization of Fermi level pinning in Ge. which could be responsible for relatively high Phi(m,eff) value of Pt gate electrode in Ge MOS capacitor with O-2 post metallization annealing at 600 degrees C. (C) 2011 Elsevier B.V. All rights reserved.

引用

页码：76 / 79

页数：4

共 14 条

[1] Effective Metal Work Function of Pt Gate Electrode in Ge Metal Oxide Semiconductor Device
Chandra, S. V. Jagadeesh
Jeong, Mi-Ra
Shim, Kyu-Hwan
Hong, Hyo-Bong
Lee, Soo-Hyung
Ahn, Kwang-Soon
Choi, Chel-Jong
[J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (05) : H546 - H550
[2] Chui CO, 2002, IEEE ELECTR DEVICE L, V23, P473, DOI [10.1009/LED.2002.801319, 10.1109/LED.2002.801319]
[3] Fermi-level pinning and charge neutrality level in germanium
Dimoulas, A.
Tsipas, P.
Sotiropoulos, A.
Evangelou, E. K.
[J]. APPLIED PHYSICS LETTERS, 2006, 89 (25)
[4] Elshocht S. V., 2006, APPL PHYS LETT, V88
[5] Variation in the fixed charge density of SiOx/ZrO2 gate dielectric stacks during postdeposition oxidation
Houssa, M
Afanas'ev, VV
Stesmans, A
Heyns, MM
[J]. APPLIED PHYSICS LETTERS, 2000, 77 (12) : 1885 - 1887
[6] Tunable work functions of platinum gate electrode on HfO2 thin films for metal-oxide-semiconductor devices
Kim, Yong-Mu
Lee, Jang-Sik
[J]. APPLIED PHYSICS LETTERS, 2008, 92 (10)
[7] Ge diffusion in Ge metal oxide semiconductor with chemical vapor deposition HfO2 dielectric -: art. no. 051922
Lu, N
Bai, W
Ramirez, A
Mouli, C
Ritenour, A
Lee, ML
Antoniadis, D
Kwong, DL
[J]. APPLIED PHYSICS LETTERS, 2005, 87 (05)
[8] Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface
Nishimura, Tomonori
Kita, Koji
Toriumi, Akira
[J]. APPLIED PHYSICS LETTERS, 2007, 91 (12)
[9] Ge 3d core-level shifts at (100)Ge/Ge(Hf)O2 interfaces:: A first-principles investigation
Pourtois, G.
Houssa, M.
Delabie, A.
Conard, T.
Caymax, M.
Meuris, M.
Heyns, M. M.
[J]. APPLIED PHYSICS LETTERS, 2008, 92 (03)
[10] Distinctly different thermal decomposition pathways of ultrathin oxide layer on Ge and Si surfaces
Prabhakaran, K
Maeda, F
Watanabe, Y
Ogino, T
[J]. APPLIED PHYSICS LETTERS, 2000, 76 (16) : 2244 - 2246

← 1 2 →