An on-chip BP learning neural network with ideal neuron characteristics and learning rate adaptation

被引:15
作者
Lu, C [1 ]
Shi, BX [1 ]
Chen, L [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
circuit design; hardware implementation; neural network; on-chip BP learning;
D O I
10.1023/A:1014476806076
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An on-chip BP(Back-Propagation) learning neural network with ideal neuron characteristics and learning rate adaptation is designed. A prototype LSI has been fabricated with a 1.2 mum CMOS double-poly double-metal technology. A novel neuron circuit with ideal characteristics and programmable parameters is proposed. It can generate not only the sigmoid function but also its derivative. The test results of this neuron circuit show that both functions match with their ideal values very accurately. A learning rate adaptation circuit is also presented to accelerate the convergence speed. The 2-D binary classification and \sin(x) function fitness experiments are done to the chip. Both experiments verify the superior performance of this BP neural network with on-chip learning.
引用
收藏
页码:55 / 62
页数:8
相关论文
共 12 条
[1]   GENERAL-PURPOSE NEURAL CHIPS WITH ELECTRICALLY PROGRAMMABLE SYNAPSES AND GAIN-ADJUSTABLE NEURONS [J].
BANG, WL ;
BING, JS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (09) :1299-1302
[2]   An analog feed-forward neural network with on-chip learning [J].
Berg, Y ;
Sigvartsen, RL ;
Lande, TS ;
Abusland, A .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1996, 9 (01) :65-75
[3]  
Bo GM, 1999, ANALOG CIRCUITS SIG, V512, P305
[4]   An analog VLSI recurrent neural network learning a continuous-time trajectory [J].
Cauwenberghs, G .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1996, 7 (02) :346-361
[5]   TOLERANCE TO ANALOG HARDWARE OF ON-CHIP LEARNING IN BACKPROPAGATION NETWORKS [J].
DOLENKO, BK ;
CARD, HC .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1995, 6 (05) :1045-1052
[6]   LOW-POWER BUILDING-BLOCK FOR ARTIFICIAL NEURAL NETWORKS [J].
LEE, ST ;
LAU, KT .
ELECTRONICS LETTERS, 1995, 31 (19) :1618-1619
[7]   Circuit design of an adjustable neuron activation function and its derivative [J].
Lu, C ;
Shi, BX .
ELECTRONICS LETTERS, 2000, 36 (06) :553-555
[8]   AN ALL-ANALOG EXPANDABLE NEURAL-NETWORK LSI WITH ON-CHIP BACKPROPAGATION LEARNING [J].
MORIE, T ;
AMEMIYA, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (09) :1086-1093
[9]  
MORIE T, 1996, COMPUTERS ELECT ENG, V25, P339
[10]  
RUMELHART D, 1986, LEARNING INTERNAL RE, pCH8