Experimental verification of trinary DC source cascaded H-bridge multilevel inverter using unipolar pulse width modulation

被引:2
作者
Irusapparajan, G. [1 ]
Periyaazhagar, D. [2 ]
Prabaharan, N. [3 ]
Jerin, A. Rini Ann [4 ]
机构
[1] Mailam Engn Coll, Dept EEE, Mailam, India
[2] Bharath Univ, Chennai, Tamil Nadu, India
[3] SASTRA Deemed Univ, Sch Elect & Elect Engn, Dept EEE, Thanjavur, India
[4] Sri Shakthi Inst Engn & Technol, Dept Elect & Elect Engn, Coimbatore, Tamil Nadu, India
关键词
Asymmetric multilevel inverter; single phase trinary DC source; unipolar PWM; cascaded multilevel inverter; CONVERTERS; TOPOLOGIES; SINGLE; CONFIGURATION; INTEGRATION; REDUCTION;
D O I
10.1080/00051144.2019.1570643
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multilevel inverters (MLIs) are an imperative solution for high power and high voltage applications. The MLIs can be classified into two categories such as symmetric and asymmetric. The asymmetric type MLIs has large number of output voltage steps with less number of input DC voltage sources and switching devices. In this paper, a single phase asymmetric (trinary sequence DC source) Cascaded H-Bridge MLI has been developed using unipolar PWM control schemes. The topology can produce 27-level output voltage with the help of 12 switches and 3 DC sources. It has been examined with a diverse combination of multicarrier unipolar PWM control. The PWM control includes Phase Disposition (PDPWM), Alternative Opposition Disposition (APODPWM), Carrier overlapping (COPWM), and Variable Frequency (VFPWM). The harmonic content of output voltage for each technique has been observed with different modulation indices. The demonstration of proposed topology for generating 27-level output voltage has been tested through simulation in MATLAB-SIMULINK and verified with laboratory-based experimental setup. From the results, it is evident that the APODPWM offers quality output voltage with relatively low harmonic distortion. Also, it has been observed that COPWM performance is superior since it delivers relatively higher fundamental RMS output voltage.
引用
收藏
页码:19 / 27
页数:9
相关论文
共 50 条
  • [41] Output Voltage Synthesis of a Modular Battery System based on a Cascaded H-Bridge Multilevel Inverter Topology for Vehicle Propulsion: Multilevel Pulse Width Modulation vs. Fundamental Selective Harmonic Elimination
    Kersten, Anton
    Baum, Lukas
    Han, Weiji
    Thiringer, Torbjorn
    Bongiorno, Massimo
    2020 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE & EXPO (ITEC), 2020, : 296 - 302
  • [42] High Resolution m-Cell Symmetric Cascaded H-Bridge Multilevel Inverter With One Transistor Clamped H-Bridge Per Phase
    Sarkar, Indrajit
    Fernandes, B. G.
    IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 3399 - 3404
  • [43] Design and Implementation of New Multilevel Inverter Topology for Trinary Sequence Using Unipolar Pulsewidth Modulation
    Prabaharan, Natarajan
    Salam, Zainal
    Cecati, Carlo
    Palanisamy, Kaliannan
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2020, 67 (05) : 3573 - 3582
  • [44] Experimental Validation of a Cascaded Multilevel Inverter with Single Excited DC Source
    Dash, Ashish Ranjan
    Panda, Anup Kumar
    Penthia, Trilochan
    2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [45] An Improved Phase-Shifted Carrier Pulse Width Modulation Based on the Artificial Bee Colony Algorithm for Cascaded H-Bridge Multilevel Inverters
    Cai, Xinjian
    Wu, Zhenxing
    Li, Quanfeng
    Wang, Shuxiu
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (02) : 512 - 521
  • [46] Experimental Verification on A Switched Reluctance Motor Driven by Asymmetric Flying Capacitor Multilevel H-bridge Inverter
    Yamada, Noriyoshi
    Hoshi, Nobukazu
    2017 IEEE 6TH INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS (ICRERA), 2017, : 971 - 976
  • [47] Fault-tolerant multilevel cascaded H-bridge inverter using impedance-sourced network
    Aleenejad, Mohsen
    Ahmadi, Reza
    IET POWER ELECTRONICS, 2016, 9 (11) : 2186 - 2195
  • [48] THD Analysis Of Eleven Level Cascaded H-Bridge Multilevel Inverter With Different Types of Load Using In Drives Applications
    Gupta, Chetanya
    Varshney, Abhishek
    Verma, Nitin
    Shukla, Sandeep
    2015 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATION ENGINEERING ICACCE 2015, 2015, : 355 - 359
  • [49] A Modified Nearest Level Modulation Scheme for a Symmetric Cascaded H-Bridge Inverter
    Kumar, Rakesh
    Thangavelusamy, Deepa
    GAZI UNIVERSITY JOURNAL OF SCIENCE, 2019, 32 (02): : 471 - 481
  • [50] Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation
    Haji-Esmaeili, Mohammad Mehdi
    Naseri, Mersad
    Khoun-Jahan, Hossein
    Abapour, Mehdi
    IET POWER ELECTRONICS, 2017, 10 (01) : 59 - 70