A 0.8-V 4.9-mW 1.2-GHz CMOS Fractional-N Frequency Synthesizer for UHF RFID Readers

被引:18
作者
Wang, Wenting [1 ]
Luong, Howard C. [2 ]
机构
[1] Broadcom Corp, Irvine, CA 92617 USA
[2] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Kowloon, Hong Kong, Peoples R China
关键词
Fractional-N; low power; low voltage; RFID; Sigma Delta modulator; synthesizer; transformer; VCO;
D O I
10.1109/TCSI.2008.921064
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated CMOS frequency synthesizer for UHF RFID reader is implemented in a 0.18-mu m CMOS technology. Due to the large self-interference and the backscatter scheme of the passive tags, reader synthesizer's phase noise requirement is stringent to minimize the sensitivity degradation of the reader RX. The modified transformer feedback voltage-controlled oscillator (VCO) exhibits enhanced tank impedance and even harmonic noise filtering to achieve low phase noise. A third-order 2-bit single-loop EA modulator is optimized for the proposed synthesizer in terms of phase noise and power. The synthesizer provides a frequency resolution of 25-kHz with a tuning range from 1.03 GHz to 1.4 GHz. Phase noise of -70 dBc/Hz inband, -104 dBc/Hz at 200-kHz offset and -121 dBc/Hz at 1-MHz offset with a reference spur of -84 dBc are measured at a center frequency of 1.17 GHz and a loop bandwidth of 35 kHz. Power dissipation is 4.92 mW from a 0.8 V supply.
引用
收藏
页码:2505 / 2513
页数:9
相关论文
共 17 条
[1]  
[Anonymous], IEEE J SOLID STATE C
[2]  
Baek D, 2003, IEEE RAD FREQ INTEGR, P85, DOI 10.1109/RFIC.2003.1213899
[3]   A wideband low-phase-noise CMOS VCO [J].
Berny, AD ;
Niknejad, AM ;
Meyer, RG .
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, :555-558
[4]  
*EPC, 2004, EPC CLASS 1 GEN 2 UH
[5]  
*ETSI EN, 2004, 3022081 ETSI EN
[6]   A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO [J].
Heng, CH ;
Song, BS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) :848-854
[7]   A CMOS dual-band fractional-N synthesizer with reference doubler and compensated charge pump [J].
Huh, H ;
Koo, Y ;
Lee, KY ;
Ok, Y ;
Lee, S ;
Kwon, D ;
Lee, J ;
Park, J ;
Lee, K ;
Jeong, DK ;
Kim, W .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :100-101
[8]  
JESSIE MD, 2004, P IEEE CUST INT CIRC, P265
[9]   A 2-V 1.8-GHz fully integrated CMOS dual-loop frequency synthesizer [J].
Kan, TKK ;
Leung, GCT ;
Luong, HC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :1012-1020
[10]  
KIPNIS I, 2007, IEEE ISSCC, P214