SSKIP: Lifetime Aware Page Skipping for Multi-Level Cell Flash-based Solid-State Drives

被引:0
作者
Li, Jian-Geng [1 ]
Chen, Guan-Yu [1 ]
Chang, Hsung-Pin [2 ]
Chang, Da-Wei [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan, Taiwan
[2] Natl Cheng Kung Univ, Dept Comp Sci & Engn, Tainan, Taiwan
来源
2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC) | 2019年
关键词
Solid-State Drives; Flash Memory; MLC; Performance; Lifetime; SCHEME;
D O I
10.23919/elinfocom.2019.8706493
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
NAND flash memory-based solid-state drives (SSDs) have been increasingly used in storage systems. Compared to single-level cell (SLC) NAND, which stores 1 bit per cell, multi-level cell (MLC) NAND stores 2 or more bits per cell, enabling higher-capacity and lower-cost SSDs. However, MLC NAND has inferior write performance compared to SLC NAND. A method to improve the write performance is to exploit the performance variability in MLC flash memory by skipping the slow pages (i.e., data writes always served by fast pages). However, excessive page skips cause the free space of the SSD to be consumed quickly, harmful to the SSD performance and lifetime. In this paper, a selective page skip mothed called SSKIP is proposed to improve the MLC write performance while maintaining the target SSD lifetime. According to the performance results, SSKIP can improve the performance by up to 56% by performing page skips. Moreover, it prevents violating the target lifetime warranty due to excessive page skips.
引用
收藏
页码:3 / 8
页数:6
相关论文
共 11 条
[1]  
Agrawal N, 2008, P USENIX ANN TECHN C, P57, DOI DOI 10.1109/ISSCC.2012.6177101
[2]  
[Anonymous], 2009, P 42 ANN IEEE ACM IN, DOI DOI 10.1145/1669112.1669118
[3]   Cleaning policies in mobile computers using flash memory [J].
Chiang, ML ;
Chang, RC .
JOURNAL OF SYSTEMS AND SOFTWARE, 1999, 48 (03) :213-231
[4]  
Grupp LauraM., 2013, Proceedings of the 2013 USENIX Annual Technical Conference, P79
[5]  
Jeong C, 2014, IEEE INT SYMP INFO, P61, DOI 10.1109/ISIT.2014.6874795
[6]   Adaptive Paired Page Prebackup Scheme for MLC NAND Flash Memory [J].
Lee, Jaeil ;
Shin, Dongkun .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (07) :1110-1114
[7]  
Lee S., 2009, USENIX ANN TECHNICAL, P1
[8]  
Ming-Chang Yang, 2014, 2014 International Conference on Smart Computing (SMARTCOMP), P66, DOI 10.1109/SMARTCOMP.2014.7043841
[9]   A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories [J].
Park, Ki-Tae ;
Kang, Myounggon ;
Kim, Doogon ;
Hwang, Soon-Wook ;
Choi, Byung Yong ;
Lee, Yeong-Taek ;
Kim, Changhyun ;
Kim, Kinam .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :919-928
[10]  
Prabhakaran V., SSD EXTENSION DISKSI