An O(bn2) time algorithm for optimal buffer insertion with b buffer types

被引:9
作者
Li, Z [1 ]
Shi, WP [1 ]
机构
[1] Texas A&M Univ, Dept Elect Engn, College Stn, TX 77843 USA
基金
美国国家科学基金会;
关键词
buffer insertion; data structure; Elmore delay; interconnect; routing;
D O I
10.1109/TCAD.2005.854631
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Buffer insertion is a popular technique to reduce the interconnect delay. The classic buffer insertion algorithm of van Ginneken has a time complexity of O(n(2)), where n is the number of buffer positions. Lillis, Cheng, and Lin extended van Ginneken's algorithm to allow b buffer types in O(b(2)n(2)) time. For modern design libraries that contain hundreds of buffers, it is a serious challenge to balance the speed and performance of the buffer insertion algorithm. In this paper, we present a new algorithm that computes the optimal buffer insertion in O(bn(2)) time. The reduction is achieved by the observation that the (Q, C) pairs of the candidates that generate the new candidates must form a convex hull. On industrial test cases, the new algorithm is faster than the previous best buffer insertion algorithms by orders of magnitude. Since van Ginneken's algorithm with multiple buffer types are used by most existing algorithms on buffer insertion and buffer sizing, our new algorithm improves the performance of all these algorithms.
引用
收藏
页码:484 / 489
页数:6
相关论文
共 14 条
[1]  
Alpert C, 1997, DES AUT CON, P588, DOI 10.1145/266021.266291
[2]   Buffer library selection [J].
Alpert, CJ ;
Gandham, RG ;
Neves, JL ;
Quay, ST .
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, :221-226
[3]  
Alpert CJ, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P362, DOI 10.1109/DAC.1998.724498
[4]  
Graham R. L., 1972, Information Processing Letters, V1, P132, DOI 10.1016/0020-0190(72)90045-2
[5]  
Hrkic M, 2002, DES AUT CON, P578, DOI 10.1109/DAC.2002.1012692
[6]  
HRKIC M, 2002, ISPD, P98
[7]   Optimal wire sizing and buffer insertion for low power and a generalized delay model [J].
Lillis, J ;
Cheng, CK ;
Lin, TTY .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) :437-447
[8]  
Okamoto T, 1996, IEEE IC CAD, P44, DOI 10.1109/ICCAD.1996.568938
[9]   Repeater scaling and its impact on CAD [J].
Saxena, P ;
Menezes, N ;
Cocchini, P ;
Kirkpatrick, DA .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (04) :451-463
[10]   A fast algorithm for optimal buffer insertion [J].
Shi, WP ;
Li, Z .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) :879-891