Deep-UV-Enhanced Approach for Low-Temperature Solution Processing of IZO Transistors with High-k AlOx/YAlOx Dielectric

被引:13
|
作者
Mancinelli, Alessio [2 ]
Bolat, Sami [1 ]
Kim, Jaemin [2 ]
Romanyuk, Yaroslav E. [1 ]
Briand, Danick [2 ]
机构
[1] Empa Swiss Fed Labs Mat Sci & Technol, CH-8600 Dubendorf, Switzerland
[2] Ecole Polytech Fed Lausanne, Soft Transducers Lab, CH-2000 Neuchatel, Switzerland
来源
ACS APPLIED ELECTRONIC MATERIALS | 2020年 / 2卷 / 10期
关键词
deep-UV; indium zinc oxide; low temperature; metal oxide; printing; solution processing; thin-film transistor; THIN-FILM TRANSISTORS; SOL-GEL; PERFORMANCE; PHOTODEGRADATION; TRANSPARENT; IRRADIATION; FABRICATION; INTEGRATION; DISPLAYS; GATE;
D O I
10.1021/acsaelm.0c00444
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Solution processing is an attractive alternative to standard vacuum fabrication techniques for the large-area manufacturing of metal oxide (MOx)-based electron devices. Here, we report on thin-film transistors (TFTs) based on a solution-processed indium zinc oxide (IZO) semiconductor utilizing a deep-ultraviolet (DUV)-enhanced curing, which enables a reduction of the annealing temperature to 200 degrees C. The effects of the DUV light exposure and the subsequent post-annealing parameters on the chemical composition of the IZO films have been investigated using Fourier-transform infrared spectroscopy and X-ray photoelectron spectroscopy. The semiconductor layer has been combined with an high-lc aluminum oxide/yttrium aluminum oxide (AlOx/YAlOx) dielectric stack to realize fully solution-processed MOx TFTs at low temperature. The IZO/AlOx/YAlOx TFTs treated for 20 min DUV followed by 60 min at 200 degrees C exhibited I-on/I-off of >10(8), a subthreshold slope (SS) of <100 mV dec(-1), and mobility (mu(sat)) of 15.6 +/- 4 cm(2) V-1 s(-1). Devices realized with a reduced semiconductor curing time of 5 min DUV and 5 min at 200 degrees C achieved I-on/I-o(ff) of >10(8), a SS <100 mV dec(-1), and mu(sat) of 2.83 +/- 1.4 cm(2 )V(-1) s(-1). The TFTs possess high operational stability under gate bias stress, exhibiting low shifts in the threshold voltage of <1 V after 1000 s. The DUV-enhanced approach reduces the thermal budget required for the curing of solution-processed IZO semiconductors films, paving the way for its further implementation on temperature-sensitive substrates in future.
引用
收藏
页码:3141 / 3151
页数:11
相关论文
共 46 条
  • [41] High Performance Amorphous In-Ga-Zn-O Thin-Film Transistors with Low Temperature High-k Solution Processed Hybrid Gate Insulator (vol 9, 025002, 2020)
    Kesorn, Ployrung
    Bermundo, Juan Paolo
    Nonaka, Toshiaki
    Fujii, Mami N.
    Ishikawa, Yasuaki
    Uraoka, Yukiharu
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2020, 9 (04)
  • [42] Low-voltage perovskite light-emitting transistors: a novel approach utilizing solution-processed high-k inorganic dielectrics for full-color emission
    Zhang, Xingyu
    Guo, Min
    Li, Jia
    Dai, Tingting
    Yang, Zihong
    Lou, Zhidong
    Hou, Yanbing
    Teng, Feng
    Hu, Yufeng
    JOURNAL OF MATERIALS CHEMISTRY C, 2025,
  • [43] Low-temperature processing of high-performance transparent ultra-thin ZrAlOx hybrid dielectric films via solution self-combustion synthesis and application in TFTs
    Zhang, Zihan
    Su, Guoping
    Ning, Honglong
    Yang, Yuexin
    Fang, Xuecong
    Jiang, Bocheng
    Yang, Yonglin
    Cheng, Weixin
    Yao, Rihui
    Peng, Junbiao
    JOURNAL OF ALLOYS AND COMPOUNDS, 2024, 1006
  • [44] Suppression of metamorphoses of metal/high-k gate stack by low-temperature, Cl-free SiN offset spacer, and its impact on scaled metal-oxide-semiconductor field-effect transistors
    Mise, Nobuyuki
    Matsuki, Takeo
    Watanabe, Toshinari
    Morooka, Tetsu
    Eimori, Takahisa
    Nara, Yasuo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2375 - 2378
  • [45] Highly Stable Nonhydroxyl Antisolvent Polymer Dielectric: A New Strategy towards High-Performance Low-Temperature Solution-Processed Ultraflexible Organic Transistors for Skin-Inspired Electronics
    Zhang, Mingxin
    Zhang, Cong
    Yang, Yahan
    Ren, Hang
    Zhang, Junmo
    Zhao, Xiaoli
    Tong, Yanhong
    Tang, Qingxin
    Liu, Yichun
    RESEARCH, 2021, 2021
  • [46] Gate-First Metal-Gate/High-k n-MOSFETs With Deep Sub-nm Equivalent Oxide Thickness (0.58 nm) Fabricated With Sulfur-Implanted Schottky Source/Drain Using a Low-Temperature Process
    Suzuki, Masamichi
    Nishi, Yoshifumi
    Kinoshita, Atsuhiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3674 - 3677