Design Of Sample and Hold Merged With 2.5 Bit Multiplying Digital-to-Analog Converter

被引：0
|
作者：
Wang, Xiao-lei [1 ]
Liang, Chang [1 ]
Guan, Xian-zhong [1 ]
Deng, Hong-hui [1 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
来源：
2012 5TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP) | 2012年
关键词：
SMDAC; op-sharing; transconductance-controlled; ADC;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A design of a SHA merged with MDAC(SMDAC) which can be used in a 14 bit 80Msps pipelined analog-to-digital converter (ADC) is presented in this paper. A two-stage transconductance-controlled op-amp is used in the SMDAC to ensure the requirment of the resolution, speed and stability of the circuit when its feedback factor alternate between 1/2 and 1/4. Simulation by cadence based on Chartered 0.18 mu 1P5M CMOS process under 1.8V supply voltage shows 116dB loop gain, 1.05GHz unity gain bandwidth and 61 degrees phase margin in two different feedback factors of the op-amp. The output signal of the S/H phase and MDAC phase can be settled to 14bit and 12bit accuracy in 5ns, respectively.
引用
收藏
页码：1403 / 1406
页数：4
相关论文
共 50 条
  • [31] DIGITAL-TO-ANALOG CONVERTER WITH LINEAR INTERPOLATION
    YAMNYI, VE
    PODOLNYI, EI
    RADKEVICH, VV
    BELONOSOV, YI
    BOROZDIN, BM
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1977, 20 (04) : 1041 - 1043
  • [32] DIGITAL-TO-ANALOG CONVERTER TEST SYSTEM
    不详
    ELECTRONIC ENGINEERING, 1975, 47 (563): : 21 - 21
  • [33] Design of a 5 GS/s Fully-Digital Digital-to-Analog Converter
    Adrian, Victor
    Sun, Yin
    Chang, Joseph S.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1548 - 1551
  • [34] 8 Bit presetable digital to analog converter design
    Dobrescu, D.
    Bucur, V.
    Dobrescu, Lidia
    Proceedings of the International Semiconductor Conference, CAS, 1999, 1 : 73 - 76
  • [35] Design and Optimization of a Low Complexity All-Digital Digital-to-Analog Converter
    Njinowa, Marcel Siadjine
    Bui, Hung Tien
    Boyer, Francois-Raymond
    2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 209 - +
  • [36] Foreground calibration technique of a pipeline ADC using capacitor ratio of Multiplying Digital-to-Analog Converter (MDAC)
    Roy, Sounak
    Basak, Hiranmoy
    Banerjee, Swapna
    MICROELECTRONICS JOURNAL, 2013, 44 (12) : 1336 - 1347
  • [37] High-Speed 8-Bit Analog-to-Digital Converter Without Digital-to-Analog Conversion.
    Tutuncuoglu, Ergur
    Elektronik Munchen, 1981, 30 (25-26): : 66 - 68
  • [38] An 8-Bit Unified Segmented Current-Steering Digital-to-Analog Converter
    Leila Sharifi
    Masoud Nazari
    Meysam Akbari
    Omid Hashemipour
    Arabian Journal for Science and Engineering, 2016, 41 : 785 - 796
  • [39] An 8-Bit Unified Segmented Current-Steering Digital-to-Analog Converter
    Sharifi, Leila
    Nazari, Masoud
    Akbari, Meysam
    Hashemipour, Omid
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2016, 41 (03) : 785 - 796
  • [40] A 10-bit CMOS Digital-to-Analog Converter with Compact Size for Display Applications
    Kim, Mungyu
    Chung, Hoon-Ju
    Jang, Young-Chan
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (06): : 519 - 525
12345