Pipelined Hardware Implementation of COPA, ELmD, and COLM

被引:5
作者
Bossuet, Lilian [1 ]
Mancillas-Lopez, Cuauhtemoc [2 ]
Ovilla-Martinez, Brisbane [2 ]
机构
[1] Univ Lyon, UMR CNRS 5516, Lab Hubert Curien, F-42000 St Etienne, France
[2] Cinvestav IPN, Ctr Res & Adv Studies, Natl Polytech Inst Mexico, Dept Comp Sci, Mexico City 07360, DF, Mexico
关键词
Encryption; Ciphers; Authentication; Privacy; Hardware; CAESAR competition; authenticated encryption; AES; COLM; COPA; ELmD; FPGA; pipeline; AUTHENTICATED-ENCRYPTION;
D O I
10.1109/TC.2020.2977031
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Authenticated encryption algorithms offer privacy, authentication, and data integrity, as well. In recent years, they have received special attention after the call for submissions of Competition for Authenticated Encryption: Security, Applicability, and Robustness (CAESAR) was published. The CAESAR goal is to generate a portfolio with recommendations of authenticated encryption algorithms for three different scenarios: Lightweight, high speed, and defense in deep. ELmD and COPA are two on-line authenticated encryption algorithms submitted to CAESAR; because of their similarities, they were merged as COLM during the third-round of CAESAR. COLM is a finalist in the use case 3 defense in depth. ELmD, COPA, and COLM are based on the ECB-mix-ECB structure, which is highly parallelizable and pipelineable. In this paper, we present optimized single-chip implementations of ELmD, COPA, and COLM using pipelining. For ELmD, we present implementations for eight combinations of its parameters set: For intermediate tags, fixed, variable tag length, and 10 and 6 AES rounds. COLM implementation is for variable tag length without intermediate tags. In the case of COPA, it does not have parameters set. The implementation results with a Xilinx Virtex 6 FPGA show that ELmD is the best option concerning area and speed for single-chip implementation. The area of COPA and COLM are 1.65 and 1.69 times ELmD's respectively. Regarding throughput, the range of our implementations goes from 33.34 Gbits/s for COLM to more than 35 Gbits/s for several versions of ELmD.
引用
收藏
页码:1533 / 1543
页数:11
相关论文
共 50 条
  • [31] Pipelined hardware design of self tuning controller with on-chip parameter estimator
    Rani, S.P. Joy Vasantha
    [J]. International Journal of High Performance Systems Architecture, 2015, 5 (03) : 127 - 140
  • [32] A Compact 3-Stage Pipelined Hardware Accelerator for Point Multiplication of Binary Elliptic Curves Over GF(2233)
    Hazzazi, Mohammad Mazyad
    Rashid, Muhammad
    Jamal, Sajjad Shaukat
    Alblehai, Fahad
    Nooh, Sameer
    Rehman, Mujeeb Ur
    [J]. IEEE ACCESS, 2024, 12 : 162510 - 162521
  • [33] TinyJAMBU Hardware Implementation for Low Power
    Fernandez-Garcia, Carlos
    Mora-Gutierrez, J. M.
    Jimenez-Fernandez, Carlos J.
    [J]. IEEE ACCESS, 2024, 12 : 108342 - 108349
  • [34] Efficient Hardware Implementation of the LEDAcrypt Decoder
    Koleci, Kristjane
    Santini, Paolo
    Baldi, Marco
    Chiaraluce, Franco
    Martina, Maurizio
    Masera, Guido
    [J]. IEEE ACCESS, 2021, 9 : 66223 - 66240
  • [35] A Pipelined FPGA Implementation of an Encryption Algorithm based on Genetic Algorithm
    Thirer, Nonel
    [J]. MACHINE INTELLIGENCE AND BIO-INSPIRED COMPUTATION: THEORY AND APPLICATIONS VII, 2013, 8751
  • [36] Hardware Implementation of the Stone Metamorphic Cipher
    Mahmoud, Rabie A.
    Saeb, Magdy
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (08): : 54 - 60
  • [37] Multimodal Chaotification Model with Hardware Implementation
    Zhang, Zhiqiang
    Zhu, Hong
    Ban, Pengxin
    Wang, Yong
    Zhang, Leo Yu
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2025, 72 (02) : 2056 - 2067
  • [38] A Hardware-efficient Implementation of CLOC for On-Chip Authenticated Encryption
    Elmohr, Mahmoud A.
    Kumar, Sachin
    Khairallah, Mustafa
    Chattopadhyay, Anupam
    [J]. 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 311 - 315
  • [39] Pipelined Implementation of Camellia Encryption Algorithm
    Cica, Zoran
    [J]. 2016 24TH TELECOMMUNICATIONS FORUM (TELFOR), 2016, : 312 - 315
  • [40] An Efficient Implementation of a Fully Combinational Pipelined S-Box on FPGA
    Mohamed, Mayada E.
    Babiker, Sharief F.
    [J]. 2016 CONFERENCE OF BASIC SCIENCES AND ENGINEERING STUDIES (SCGAC), 2016, : 57 - 63