Pipelined Hardware Implementation of COPA, ELmD, and COLM

被引:5
作者
Bossuet, Lilian [1 ]
Mancillas-Lopez, Cuauhtemoc [2 ]
Ovilla-Martinez, Brisbane [2 ]
机构
[1] Univ Lyon, UMR CNRS 5516, Lab Hubert Curien, F-42000 St Etienne, France
[2] Cinvestav IPN, Ctr Res & Adv Studies, Natl Polytech Inst Mexico, Dept Comp Sci, Mexico City 07360, DF, Mexico
关键词
Encryption; Ciphers; Authentication; Privacy; Hardware; CAESAR competition; authenticated encryption; AES; COLM; COPA; ELmD; FPGA; pipeline; AUTHENTICATED-ENCRYPTION;
D O I
10.1109/TC.2020.2977031
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Authenticated encryption algorithms offer privacy, authentication, and data integrity, as well. In recent years, they have received special attention after the call for submissions of Competition for Authenticated Encryption: Security, Applicability, and Robustness (CAESAR) was published. The CAESAR goal is to generate a portfolio with recommendations of authenticated encryption algorithms for three different scenarios: Lightweight, high speed, and defense in deep. ELmD and COPA are two on-line authenticated encryption algorithms submitted to CAESAR; because of their similarities, they were merged as COLM during the third-round of CAESAR. COLM is a finalist in the use case 3 defense in depth. ELmD, COPA, and COLM are based on the ECB-mix-ECB structure, which is highly parallelizable and pipelineable. In this paper, we present optimized single-chip implementations of ELmD, COPA, and COLM using pipelining. For ELmD, we present implementations for eight combinations of its parameters set: For intermediate tags, fixed, variable tag length, and 10 and 6 AES rounds. COLM implementation is for variable tag length without intermediate tags. In the case of COPA, it does not have parameters set. The implementation results with a Xilinx Virtex 6 FPGA show that ELmD is the best option concerning area and speed for single-chip implementation. The area of COPA and COLM are 1.65 and 1.69 times ELmD's respectively. Regarding throughput, the range of our implementations goes from 33.34 Gbits/s for COLM to more than 35 Gbits/s for several versions of ELmD.
引用
收藏
页码:1533 / 1543
页数:11
相关论文
共 50 条
  • [21] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
    Nadia Nedjah
    Luiza de Macedo Mourelle
    Chao Wang
    International Journal of Parallel Programming, 2016, 44 : 1102 - 1117
  • [22] A Unified and Pipelined Hardware Architecture for Implementing Intra Prediction in HEVC
    Jiang, Yuebing
    Liamocca, Daniel
    Pattichis, Marios
    Esakki, Gangadharan
    2014 IEEE SOUTHWEST SYMPOSIUM ON IMAGE ANALYSIS AND INTERPRETATION (SSIAI 2014), 2014, : 29 - 32
  • [23] Hardware Implementation of HS1-SIV
    Volokitin, Sergei
    Geltink, Gerben
    E-BUSINESS AND TELECOMMUNICATIONS (ICETE 2016), 2017, 764 : 179 - 194
  • [24] High Throughput, Pipelined Implementation of AES on FPGA
    Qu, Shanxin
    Shou, Guochu
    Hu, Yihong
    Guo, Zhigang
    Qian, Zongjue
    IEEC 2009: FIRST INTERNATIONAL SYMPOSIUM ON INFORMATION ENGINEERING AND ELECTRONIC COMMERCE, PROCEEDINGS, 2009, : 542 - 545
  • [25] Pipelined RISC Processor Design and FPGA Implementation
    Gao, Lixin
    Zha, Hongshan
    INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS II, PTS 1-3, 2013, 336-338 : 1550 - 1553
  • [26] An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA
    Soltani, Abolfazl
    Sharifian, Saeed
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (07) : 480 - 493
  • [27] Architecture design and hardware implementation of AES encryption algorithm
    Wei, Hongling
    Li, Hongyan
    Chen, Mingying
    2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020), 2020, : 1611 - 1614
  • [28] Hardware/Software Codesign and Implementation for Secure NFC Applications
    Baskir, Subutay Giray
    Ors, Berna
    2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2015, : 2392 - 2395
  • [29] High Performance Hardware Implementation of AES Using Minimal Resources
    Abhijith, P. S.
    Srivastava, Mallika
    Mishra, Aparna
    Goswami, Manish
    Singh, B. R.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 338 - 343
  • [30] Pipelined hardware design of self tuning controller with on-chip parameter estimator
    Rani, S.P. Joy Vasantha
    International Journal of High Performance Systems Architecture, 2015, 5 (03) : 127 - 140