Design and simulation of novel TLG-SET based configurable logic cells

被引:10
作者
Abutaleb, M. M. [1 ]
机构
[1] Helwan Univ, Dept Commun & Elect Engn, Cairo, Egypt
关键词
Nanoelectronics; Single electron tunneling (SET) technology; Threshold logic gate (TLG); Configurable logic cells (CLCs); SINGLE-ELECTRON TRANSISTORS; THRESHOLD-LOGIC; TUNNEL DEVICES; FULL ADDERS; 2-4; DECODER; CIRCUITS; GATE; RELIABILITY; PERFORMANCE;
D O I
10.1016/j.mejo.2012.05.005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Single electron tunneling circuits seem to be promising candidates as basic circuit elements of the next generation ultra-dense VLSI and ULSI circuits for their ultra-low power consumption, ultra-small size, and rich functionality. In this paper, design and simulation of novel configurable logic cells (CLCs) using single electron tunneling (SET) technology based threshold logic gate (TLG) are presented. The proposed CLC can realize all Boolean logic functions by configuring the control bits without changing the structure of the circuit and the parameters of TLG-SET based design. The logic operation of the circuit is simulated using Monte Carlo simulation. According to the simulation results, the circuit operation based on the transfer of single electrons between adjacent islands is stable. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:537 / 545
页数:9
相关论文
共 38 条
  • [1] Design and simulation of octal-to-binary encoder using capacitive single-electron transistors (C-SETs)
    Agarwal, Pankaj B.
    Kumar, A.
    [J]. MICROELECTRONICS JOURNAL, 2011, 42 (01) : 96 - 100
  • [2] Single-electron logic device based on the binary decision diagram
    Asahi, N
    Akazawa, M
    Amemiya, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) : 1109 - 1116
  • [3] Low-power CMOS threshold-logic gate
    Avedillo, MJ
    Quintana, JM
    Rueda, A
    Jimenez, E
    [J]. ELECTRONICS LETTERS, 1995, 31 (25) : 2157 - 2159
  • [4] COULOMB BLOCKADE OF SINGLE-ELECTRON TUNNELING, AND COHERENT OSCILLATIONS IN SMALL TUNNEL-JUNCTIONS
    AVERIN, DV
    LIKHAREV, KK
    [J]. JOURNAL OF LOW TEMPERATURE PHYSICS, 1986, 62 (3-4) : 345 - 373
  • [5] A statistical reliability model for single-electron threshold logic
    Chen, Chunhong
    Mao, Yanjie
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1547 - 1553
  • [6] Single-electron transistor logic
    Chen, RH
    Korotkov, AN
    Likharev, KK
    [J]. APPLIED PHYSICS LETTERS, 1996, 68 (14) : 1954 - 1956
  • [7] Compano R., Technology Roadmap for Nanoelectronics. 1999. Produced under the European Commissions Microelectronics Advanced Research Initiative (MELARI)
  • [8] Addition related arithmetic operations via controlled transport of charge
    Cotofana, S
    Lageweg, C
    Vassiliadis, S
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (03) : 243 - 256
  • [9] Periodic symmetric functions, serial addition, and multiplication with neural networks
    Cotofana, S
    Vassiliadis, S
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1998, 9 (06): : 1118 - 1128
  • [10] A single-electron XOR gate
    Dasigenis, MM
    Karafyllidis, I
    Thanailakis, A
    [J]. MICROELECTRONICS JOURNAL, 2001, 32 (02) : 117 - 119