Minimizing the effect of process mismatch in a neuromorphic system using spike-timing-dependent adaptation

被引:13
作者
Cameron, Katherine [1 ]
Murray, Alan [1 ]
机构
[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 2008年 / 19卷 / 05期
基金
英国工程与自然科学研究理事会;
关键词
neuromorphic analog very large scale integration (VLSI); spike-timing-dependent plasticity (STDP); transistor mismatch;
D O I
10.1109/TNN.2007.914192
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper investigates whether spike-timing-dependent plasticity (STDP) can minimize the effect of mismatch within the context of a depth-from-motion algorithm. To improve noise rejection, this algorithm contains a spike prediction element, whose performance is degraded by analog very large scale integration (VLSI) mismatch. The error between the actual spike arrival time and the prediction is used as the input to an STDP circuit, to improve future predictions. Before STDP adaptation, the error reflects the degree of mismatch within the prediction circuitry. After STDP adaptation, the error indicates to what extent the adaptive circuitry can minimize the effect of transistor mismatch. The circuitry is tested with static and varying prediction times and chip results are presented. The effect of noisy spikes is also investigated. Under all conditions the STDP adaptation is shown to improve performance.
引用
收藏
页码:899 / 913
页数:15
相关论文
共 36 条
[1]   Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type [J].
Bi, GQ ;
Poo, MM .
JOURNAL OF NEUROSCIENCE, 1998, 18 (24) :10464-10472
[2]   Synchrony detection and amplification by silicon neurons with STDP synapses [J].
Bofill-i-Petit, A ;
Murray, AF .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2004, 15 (05) :1296-1304
[3]  
BULT K, 2000, P 26 EUR SOL STAT CI, P126
[4]   Spike timing dependent plasticity (STDP) can ameliorate process variations in neuromorphic VLSI [J].
Cameron, K ;
Boonsobhak, V ;
Murray, A ;
Renshaw, D .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2005, 16 (06) :1626-1637
[5]  
Cameron K, 2006, IEEE INT SYMP CIRC S, P1223
[6]   Analog VLSI stochastic perturbative learning architectures [J].
Cauwenberghs, G .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 13 (1-2) :195-209
[7]  
Dahlem MA, 2002, LECT NOTES COMPUT SC, V2525, P137
[8]   Dynamics of self-organized delay adaptation [J].
Eurich, CW ;
Pawelzik, K ;
Ernst, U ;
Cowan, JD ;
Milton, JG .
PHYSICAL REVIEW LETTERS, 1999, 82 (07) :1594-1597
[9]   MEASUREMENT OF MOS CURRENT MISMATCH IN THE WEAK INVERSION REGION [J].
FORTI, F ;
WRIGHT, ME .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) :138-142
[10]  
Gerstner W, 1998, PULSED NEURAL NETWORKS, P353