64Mbit virtual channel synchronous DRAM

被引：0

作者：

Matsui, Y ^{[1
]}

Sakakibara, K ^{[1
]}

Yamamoto, A ^{[1
]}

Shimada, K ^{[1
]}

Shinohara, I ^{[1
]}

Kinoshita, M ^{[1
]}

机构：

[1] NEC Corp Ltd, LSI Memory Div 1, Tokyo, Japan

来源：

NEC RESEARCH & DEVELOPMENT | 1999年 / 40卷 / 03期

关键词：

DRAM; synchronous; virtual channel memory;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have developed 64Mbit virtual channel SDRAM as a solution for multi memory master systems. The virtual channel memory is the name of the architecture that includes multiple data register region between memory array and interface circuits. This paper describes the basic architecture of the virtual channel SDRAM, detailed data transfer technology, peripheral circuits and actual evaluation data, indicating excellent performance in terms of both speed and power.

引用

页码：282 / 286

页数：5

共 46 条

[31] Heterogeneous Multi-Channel: Fine-Grained DRAM Control for Both System Performance and Power Efficiency
Zhang, Guangfei
Wang, Huandong
Chen, Xinke
Huang, Shuai
Li, Peng
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 876 - 881
[32] Gaining Insight into Critical Dimension Sensitivity and Uniformity in an SADP Based Advanced DRAM Cut Process using Virtual Fabrication
Wang, Qingpeng
Vincent, Benjamin
Ervin, Joseph
ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXIX, 2022, 12055
[33] A 2.5-V, 333-Mb/s/pin, 1-Gbit, double-data-rate synchronous DRAM
Yoon, H
Cha, GW
Yoo, C
Kim, NJ
Kim, KY
Lee, CH
Lim, KN
Lee, K
Jeon, JY
Jung, TS
Jeong, H
Chung, TY
Kim, J
Cho, SI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (11) : 1589 - 1599
[34] Evidence of Ti-related inclusions in an al alloy interconnecting layer for nanometer 256MBit DRAM semiconductor devices characterized by TEM, STEM, EELS elemental mapping, and XEDS linescan
Zhao, WW
Graca, S
QUANTUM CONFINED SEMICONDUCTOR NANOSTRUCTURES, 2003, 737 : 649 - 654
[35] Web-Based Virtual Classroom System Model based on Asynchronous and Synchronous Learning
Ketmaneechairat, Hathairat
Seewungkum, Dussadee
Caspar, Mirko
2013 SECOND INTERNATIONAL CONFERENCE ON FUTURE GENERATION COMMUNICATION TECHNOLOGY (FGCT 2013), 2013, : 108 - 113
[36] BER Measurement of a 5.8-Gb/s/pin Unidirectional Differential I/O for DRAM Application With DIMM Channel
Jang, Young-Chan
Chung, Hoeju
Choi, Youngdon
Park, Hwanwook
Kim, Jaekwan
Lim, Soouk
Sunwoo, Jung
Park, Moon-Sook
Kim, Hyung-Seuk
Kim, Sang-Yun
Lee, Yun-Sang
Kim, Woo-Seop
Lee, Jung-Bae
Yoo, Jeihwan
Kim, Changhyun
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 2987 - 2998
[37] Evolution of Unified-RAM: 1T-DRAM and BE-SONOS Built on a Highly Scaled Vertical Channel
Moon, Dong-Il
Kim, Jee-Yeon
Moon, Joon-Bae
Kim, Dong-Oh
Choi, Yang-Kyu
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) : 60 - 65
[38] Synchronous Teaching Techniques From the Perspective and Observation of Virtual High School Teachers: An Investigative Study
O'Brien, Amy
Fuller, Richard
INTERNATIONAL JOURNAL OF INFORMATION AND COMMUNICATION TECHNOLOGY EDUCATION, 2018, 14 (03) : 55 - 67
[39] Exploring Innovative IGZO-channel based DRAM Cell Architectures and Key Technologies for Sub-10nm Node
Ha, Daewon
Lee, Y.
Yoo, S.
Lee, W.
Cho, M. H.
Yoo, K.
Lee, S. M.
Lee, S.
Terai, M.
Lee, T. H.
Bae, J. H.
Moon, K. J.
Sung, C.
Hong, M.
Cho, D. G.
Lee, K.
Park, S. W.
Park, K.
Kuh, B. J.
Hyun, S.
Ahn, S. J.
Song, J. H.
2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2024,
[40] A 3.3-V single power supply 16-Mb nonvolatile virtual DRAM using a NAND flash memory technology
Jung, TS
Choi, DC
Cho, SH
Kim, MJ
Lee, SK
Choi, BS
Yum, JS
Kim, SH
Lee, DG
Son, JC
Yong, MS
Oh, HK
Jun, SB
Lee, WM
Haq, E
Suh, KD
Ali, SB
Lim, HK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1748 - 1757

← 1 2 3 4 5 →