A high precision logarithmic-curvature compensated all CMOS voltage reference

被引：7

作者：

Ghanavati Nejad, Tayebeh ^{[1
]}

Farshidi, Ebrahim ^{[1
]}

Sjoland, Henrik ^{[2
]}

Kosarian, Abdolnabi ^{[1
]}

机构：

[1] Shahid Chamran Univ Ahvaz, Dept Elect Engn, Ahvaz, Iran

[2] Lund Univ, Dept Elect & Informat Technol, Lund, Sweden

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2019年 / 99卷 / 02期

关键词：

Voltage reference; All-CMOS; Curvature-compensation; TC; PSRR; Low power; Low voltage; Low noise; REFERENCE CIRCUIT; BANDGAP REFERENCE;

D O I：

10.1007/s10470-018-1296-0

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a resistor-less high-precision, sub-1V all-CMOS voltage reference. A curvature-compensation method is used to cancel the logarithmic temperature dependence regardless of mobility temperature exponent (). The circuit is simulated in 65nm CMOS technology and yields an output voltage of 594mV, temperature coefficient of 7< in the range of -40 to 125 degrees C, a power supply rejection ratio (PSRR) of -43dB at of 100Hz, a line sensitivity of in the supply voltage range of 1.2 to 2V, a power dissipation of 1.4 W at 1.2V supply and an output noise of 2.8 at 100 Hz. The total active area of the design is 0.03 mm2. This voltage reference is suitable for low-power, low-voltage applications which also require high precision.

引用

页码：383 / 392

页数：10

共 22 条

[1] A CMOS bandgap reference circuit with sub-1-V operation [J].

Banba, H ;

Shiga, H ;

Umezawa, A ;

Miyaba, T ;

Tanzawa, T ;

Atsumi, S ;

Sakui, K .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :670-674

[2] SIMPLE 3-TERMINAL IC BANDGAP REFERENCE [J].

BROKAW, AP .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (06) :388-393

[3] Design and implementation of a micro-power CMOS voltage reference circuit based on thermal compensation of Vgs [J].

Chouhan, Shailesh Singh ;

Halonen, Kari .

MICROELECTRONICS JOURNAL, 2015, 46 (01) :36-42

[4] A CMOS subbandgap reference circuit with 1-V power supply voltage [J].

Doyle, J ;

Lee, YJ ;

Kim, YB ;

Wilsch, H ;

Lombardi, F .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :252-255

[5] A 1.2-V 4.2-ppm/°C High-Order Curvature-Compensated CMOS Bandgap Reference [J].

Duan, Quanzhen ;

Roh, Jeongjin .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) :662-670

[6] New curvature-compensation technique for CMOS bandgap reference with sub-1-V operation [J].

Ker, Ming-Dou ;

Chen, Jung-Sheng .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (08) :667-671

[7] A Sub-μW Bandgap Reference Circuit With an Inherent Curvature-Compensation Property [J].

Lee, Kin Keung ;

Lande, Tor Sverre ;

Hafliger, Philipp Dominik .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) :1-9

[8] A 2-V 23-μA 5.3-ppm/°C curvature-compensated CMOS bandgap voltage reference [J].

Leung, KN ;

Mok, PKT ;

Leung, CY .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) :561-564

[9]

Leung KN, 2002, IEEE J SOLID-ST CIRC, V37, P526, DOI 10.1109/4.991391

[10] A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 μm CMOS Process [J].

Li, Jing-Hu ;

Zhang, Xing-bao ;

Yu, Ming-yan .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (06) :1118-1122

← 1 2 3 →