Architecture of a flexible real-time video encoder/decoder: The DECchip 21230

被引:0
|
作者
Adiletta, M
Bernstein, D
Emer, J
Ho, S
Wheeler, B
机构
来源
MULTIMEDIA HARDWARE ARCHITECTURES 1997 | 1997年 / 3021卷
关键词
video coprocessor; MPEG-1; video compression; video encoder; codec; motion estimation; multimedia;
D O I
10.1117/12.263507
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compression of video data is a highly compute-intensive activity consisting of both regular vector-style computations and general algorithmic computations. Furthermore, the conventional compression algorithms allow the encoder some degrees of freedom in the encode process, where picture quality and degree of compression can be traded off for amount of computation. These characteristics have led to a variety of approaches to video encoding. At one extreme, real-time compression can be achieved through the use of high performance vector and general purpose co-processors to generate high compression ratios and high quality. At the other end of the spectrum, compression can be performed in real-time quite easily by doing minimal analysis of the picture to enhance quality or improve compression. The DECchip 21230 strikes a compromise between these two extremes by supporting the regular vector-style computations on an inexpensive co-processor chip, but does most of the general algorithmic computation on the host CPU. This partitioning leads to a number of scheduling and buffering challenges that are addressed by a novel decomposition of the encoding process.
引用
收藏
页码:136 / 148
页数:3
相关论文
共 50 条
  • [41] A real-time H.264/AVC VLSI encoder architecture
    Babionitakis, K.
    Doumenis, G.
    Georgakarakos, G.
    Lentaris, G.
    Nakos, K.
    Reisis, D.
    Sifnaios, I.
    Vlassopoulos, N.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2008, 3 (1-2) : 43 - 59
  • [42] A real-time H.264/AVC VLSI encoder architecture
    K. Babionitakis
    G. Doumenis
    G. Georgakarakos
    G. Lentaris
    K. Nakos
    D. Reisis
    I. Sifnaios
    N. Vlassopoulos
    Journal of Real-Time Image Processing, 2008, 3 : 43 - 59
  • [43] Efficient Parallel Architecture for a Real-time UHD Scalable HEVC Encoder
    Parois, Ronan
    Hamidouche, Wassim
    Vieron, Jerome
    Raulet, Mickael
    Deforges, Olivier
    2017 25TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2017, : 1465 - 1469
  • [44] Efficient Method and Architecture for Real-Time Video Defogging
    Kumar, Rahul
    Balasubramanian, Raman
    Kaushik, Brajesh Kumar
    IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2021, 22 (10) : 6536 - 6546
  • [45] FPGA architecture for real-time video noise estimation
    Lapalme, Francois-Xavier
    Amer, Aishy
    Wang, Chunyan
    2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 3257 - +
  • [46] VLSI architecture for real-time fractal video encoding
    He, ZL
    Liou, ML
    Fu, KW
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 738 - 741
  • [47] A distributed architecture for collaborative real-time video tracking
    Qu, Wei
    Schonfeld, Dan
    Mohamed, Magdi A.
    2007 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VOLS 1-8, 2007, : 47 - +
  • [48] Real-time Image and Video Processing: Method and architecture
    Kechiche, Lilia
    Touil, Lamjed
    Ouni, Bouraoui
    2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), 2016, : 194 - 199
  • [49] Real-time detection of video watermark on Intel architecture
    Chen, YK
    Holliman, M
    Macy, W
    Yeung, M
    SECURITY AND WATERMARKING OF MULTIMEDIA CONTENTS II, 2000, 3971 : 198 - 208
  • [50] InfPose: Real-Time Infrared Multi-Human Pose Estimation for Edge Devices Based on Encoder-Decoder CNN Architecture
    Xu, Xin
    Wei, Xinchao
    Xu, Yuelei
    Zhang, Zhaoxiang
    Gong, Kun
    Li, Huafeng
    Xiao, Leibing
    IEEE ROBOTICS AND AUTOMATION LETTERS, 2024, 9 (04) : 3672 - 3679