Architecture of a flexible real-time video encoder/decoder: The DECchip 21230

被引:0
|
作者
Adiletta, M
Bernstein, D
Emer, J
Ho, S
Wheeler, B
机构
来源
MULTIMEDIA HARDWARE ARCHITECTURES 1997 | 1997年 / 3021卷
关键词
video coprocessor; MPEG-1; video compression; video encoder; codec; motion estimation; multimedia;
D O I
10.1117/12.263507
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compression of video data is a highly compute-intensive activity consisting of both regular vector-style computations and general algorithmic computations. Furthermore, the conventional compression algorithms allow the encoder some degrees of freedom in the encode process, where picture quality and degree of compression can be traded off for amount of computation. These characteristics have led to a variety of approaches to video encoding. At one extreme, real-time compression can be achieved through the use of high performance vector and general purpose co-processors to generate high compression ratios and high quality. At the other end of the spectrum, compression can be performed in real-time quite easily by doing minimal analysis of the picture to enhance quality or improve compression. The DECchip 21230 strikes a compromise between these two extremes by supporting the regular vector-style computations on an inexpensive co-processor chip, but does most of the general algorithmic computation on the host CPU. This partitioning leads to a number of scheduling and buffering challenges that are addressed by a novel decomposition of the encoding process.
引用
收藏
页码:136 / 148
页数:3
相关论文
共 50 条
  • [1] Real-time implementation of JPEG encoder/decoder
    Czyszczon, TM
    Czernikowski, RS
    Shaaban, M
    Hsu, KW
    INPUT/OUTPUT AND IMAGING TECHNOLOGIES, 1998, 3422 : 281 - 292
  • [2] A real-time HDTV video decoder
    Ling, N
    Wang, NT
    SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 259 - 270
  • [3] A Real-Time Video Decoder for Digital HDTV
    Nam Ling
    Nien-Tsu Wang
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 295 - 306
  • [4] A flexible real-time architecture
    Wickstrom, GL
    FIFTH IEEE INTERNATIONAL SYMPOSIUM ON HIGH ASSURANCE SYSTEMS ENGINEERING, PROCEEDINGS, 2000, : 99 - 106
  • [5] A real-time video decoder for digital HDTV
    Ling, N
    Wang, NT
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (03): : 295 - 306
  • [6] Real-time video encoder of digital HDTV
    Liang, Changtai
    Yu, Songyu
    Ye, Wei
    High Technology Letters, 1998, 4 (02): : 76 - 80
  • [7] Real-time Video Encoder of Digital HDTV
    梁昌钛
    High Technology Letters, 1998, (02) : 78 - 82
  • [8] Hardware Implementation of a Real-time Distributed Video Decoder
    Yang, Hsin-Ping
    Ho, Meng-Hsuan
    Hsieh, Hsiao-Chi
    Cheng, Po-Hsun
    Chen, Sao-Jie
    2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2015, : 659 - 664
  • [9] Real-Time Decoder Architecture for LDPC-CPM
    Perrins, Erik
    ENTROPY, 2025, 27 (03)
  • [10] "8K 120 Hz Real-Time Encoder and Decoder"
    Iguchi K.
    Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2019, 73 (05): : 860 - 865