共 11 条
- [1] [Anonymous], 2003, DESSIS 3 D 2 D DEV S
- [4] Chiang T. K., IEEE T ELECT D UNPUB
- [6] Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
- [9] Device design guidelines for nano-scale MuGFETs [J]. SOLID-STATE ELECTRONICS, 2007, 51 (03) : 505 - 510
- [10] Multiple-gate SOI MOSFETs: Device design guidelines [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) : 2222 - 2229