Multiple digital breakdowns and its consequence on ultrathin gate dielectrics reliability prediction

被引:18
|
作者
Lo, V. L. [1 ]
Pey, K. L. [1 ]
Tung, C. H. [2 ]
Li, X. [1 ]
机构
[1] Nanyang Technol Univ, Sch EEE, Nanyang Ave, Singapore 639798, Singapore
[2] Inst Microelect, Singapore 117685, Singapore
来源
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2 | 2007年
关键词
D O I
10.1109/IEDM.2007.4418983
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
1/f-like noise measurements of gate leakage current (I-g) at the different stages of progressive breakdown (BD) confirm that a percolation path in ultrathin gate dielectrics could grow from an unstable physical structure in digital BD into a stable physical structure in analog BD. A model involving E'-centers and neutral oxygen vacancies is developed to explain the digital fluctuation and the digital-to-analog transformation of I-g. The model suggests that at low voltages, multiple percolation paths are more likely to occur in a device with digital BD, affecting the post-BD lifetime of a device operating at nominal voltages.
引用
收藏
页码:497 / +
页数:2
相关论文
共 18 条
  • [1] PERFORMANCE AND RELIABILITY OF ULTRATHIN OXYNITRIDE GATE DIELECTRICS PREPARED USING INSITU MULTIPLE RAPID THERMAL-PROCESSING
    LO, GQ
    SHIH, DK
    TING, W
    KWONG, DL
    RAPID THERMAL ANNEALING / CHEMICAL VAPOR DEPOSITION AND INTEGRATED PROCESSING, 1989, 146 : 313 - 318
  • [2] Ultrathin nitrided gate dielectrics: Plasma processing, chemical characterization, performance, and reliability
    Lucovsky, G
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (03) : 301 - 326
  • [3] A novel methodology for sensing the breakdown location and its application to the reliability study of ultrathin Hf-silicate gate dielectrics
    Crupi, F
    Kauerauf, T
    Degraeve, R
    Pantisano, L
    Groeseneken, G
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1759 - 1765
  • [4] Studies on dielectric relaxation and defect generation for reliability assessments in ultrathin high-k gate dielectrics on Ge
    Mahata, C.
    Bera, M. K.
    Chakraborty, A. K.
    Bose, P. K.
    Maiti, C. K.
    MICROELECTRONIC ENGINEERING, 2008, 85 (11) : 2207 - 2212
  • [5] Mechanism of gradual increase of gate current in high-k gate dielectrics and its application to reliability assessment
    Okada, Kenji
    Horikawa, Tsuyoshi
    Satake, Hideki
    Ota, Hiroyuki
    Ogawa, Arito
    Nabatame, Toshihide
    Toriumi, Akira
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 189 - +
  • [6] Plasma damage in thin gate MOS dielectrics and its effect on device characteristics and reliability
    Brozek, T
    Huber, J
    Walls, J
    MICROELECTRONICS RELIABILITY, 2000, 40 (4-5) : 625 - 631
  • [7] Polymer Electrolyte Blend Gate Dielectrics for High-Performance Ultrathin Organic Transistors: Toward Favorable Polymer Blend Miscibility and Reliability
    Nketia-Yawson, Benjamin
    Tabi, Grace Dansoa
    Noh, Yong-Young
    ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (19) : 17610 - 17616
  • [8] Critical Gate Voltage and Digital Breakdown: Extending Post-Breakdown Reliability Margin in Ultrathin Gate Dielectric with Thickness < 1.6 nm
    Lo, V. L.
    Pey, K. L.
    Ranjan, R.
    Tung, C. H.
    Shih, J. R.
    Wu, Kenneth
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 696 - +
  • [9] Impact of failure criteria on the reliability prediction of CMOS devices with ultrathin gate oxides based on voltage ramp stress
    Kerber, A.
    Pompl, T.
    Roehner, M.
    Mosig, K.
    Kerber, M.
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (07) : 609 - 611
  • [10] Ultrathin NH3 annealed atomic layer deposited Si-nitride/SiO2 stack gate dielectrics with high reliability
    Khosru, QDM
    Nakajima, A
    Yoshimoto, T
    Yokoyama, S
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 26 - 29