A low latency semi-systolic multiplier over GF(2m)

被引：5
|
作者：
Kim, Kee-Won [1 ]
Kim, Seung-Hoon [2 ]
机构：
[1] Dankook Univ, Coll Engn, Cheonan 330714, South Korea
[2] Dankook Univ, Dept Multimedia Engn, Cheonan 330714, South Korea
来源：
IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 13期
关键词：
cryptography; finite field arithmetic; modular multiplication; semi-systolic array; CONCURRENT ERROR-DETECTION; POLYNOMIAL BASIS MULTIPLIER;
D O I：
10.1587/elex.10.20130354
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A finite field multiplier is commonly used in implementations of cryptosystems and error correcting codes. In this paper, we present a low latency semi-systolic multiplier over GF(2(m)). We propose a finite field multiplication algorithm to reduce latency based on parallel computation. The proposed multiplier saves at least 31% time complexity as compared to the corresponding existing structures.
引用
收藏
页数：6
相关论文
共 50 条
  • [41] A novel digit-serial dual basis systolic karatsuba multiplier over GF(2m)
    Lin, J.-M. (jimmy@fcu.edu.tw), 1600, Computer Society of the Republic of China (23):
  • [42] Novel Hybrid-Size Digit-Serial Systolic Multiplier over GF(2m)
    Hu, Zhenji
    Xie, Jiafeng
    SYMMETRY-BASEL, 2018, 10 (11):
  • [43] Digit-serial systolic multiplier for finite fields GF(2m)
    Guo, JH
    Wang, CL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (02): : 143 - 148
  • [44] Scalable and systolic Montgomery multipliers over GF(2m)
    Chen, Chin-Chin
    Lee, Chiou-Yng
    Lu, Erl-Huei
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (07) : 1763 - 1771
  • [45] Low-Complexity Semi-Systolic Multiplier Using Redundant Representation Over Finite Fields
    Kim, Kee-Won
    Lee, Hyun-Ho
    Kim, Seung-Hoon
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 10325 - 10328
  • [46] Fault Tolerant Dual Basis Multiplier Over GF(2m)
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 436 - +
  • [47] Design and Implementation of a Novel Bit-Parallel Systolic Multiplier Over GF(2m) for Irreducible Pentanomials
    Mathe, Sudha Ellison
    Boppana, Lakshmi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (14)
  • [48] Bit-parallel systolic multiplier over GF(2m) for irreducible trinomials with ASIC and FPGA implementations
    Mathe, Sudha Ellison
    Boppanal, Lakshmi
    IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (04) : 315 - 325
  • [49] Low-Latency Digit-Serial Systolic Double Basis Multiplier over GF(2m) Using Subquadratic Toeplitz Matrix-Vector Product Approach
    Pan, Jeng-Shyang
    Azarderakhsh, Reza
    Kermani, Mehran Mozaffari
    Lee, Chiou-Yng
    Lee, Wen-Yo
    Chiou, Che Wun
    Lin, Jim-Min
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (05) : 1169 - 1181
  • [50] An efficient digit-serial systolic multiplier for finite fields GF(2m)
    Kim, CH
    Han, SD
    Hong, CP
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 361 - 365
12345