A low latency semi-systolic multiplier over GF(2m)

被引：5
|
作者：
Kim, Kee-Won [1 ]
Kim, Seung-Hoon [2 ]
机构：
[1] Dankook Univ, Coll Engn, Cheonan 330714, South Korea
[2] Dankook Univ, Dept Multimedia Engn, Cheonan 330714, South Korea
来源：
IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 13期
关键词：
cryptography; finite field arithmetic; modular multiplication; semi-systolic array; CONCURRENT ERROR-DETECTION; POLYNOMIAL BASIS MULTIPLIER;
D O I：
10.1587/elex.10.20130354
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A finite field multiplier is commonly used in implementations of cryptosystems and error correcting codes. In this paper, we present a low latency semi-systolic multiplier over GF(2(m)). We propose a finite field multiplication algorithm to reduce latency based on parallel computation. The proposed multiplier saves at least 31% time complexity as compared to the corresponding existing structures.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Semi-systolic modular multiplier over GF(2m)
    Kim, Hyun-Sung
    Lee, Sung-Woon
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2008, PT 2, PROCEEDINGS, 2008, 5073 : 836 - +
  • [2] A semi-systolic Montgomery multiplier over GF(2m)
    Kim, Kee-Won
    Jeon, Jun-Cheol
    IEICE ELECTRONICS EXPRESS, 2015, 12 (21):
  • [3] Low complexity semi-systolic multiplication architecture over GF(2m)
    Choi, Se-Hyu
    Lee, Keon-Jik
    IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
  • [4] Semi-systolic architecture for modular multiplication over GF(2m)
    Kim, HS
    Jeon, IS
    COMPUTATIONAL SCIENCE - ICCS 2005, PT 3, 2005, 3516 : 912 - 915
  • [5] Low space-complexity and low power semi-systolic multiplier architectures over GF(2m) based on irreducible trinomial
    Gebali, Fayez
    Ibrahim, Atef
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 40 : 45 - 52
  • [6] Semi-systolic architecture for AB2 operation over GF(2m)
    Kim, HS
    Jeon, IS
    Lee, JH
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2004, 3019 : 998 - 1005
  • [7] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction
    Ibrahim, Atef
    Gebali, Fayez
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 82 (03): : 331 - 343
  • [8] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction
    Atef Ibrahim
    Fayez Gebali
    Journal of Signal Processing Systems, 2016, 82 : 331 - 343
  • [9] Efficient unified semi-systolic arrays for multiplication and squaring over GF(2m)
    Kim, Kee-Won
    Lee, Jae-Dong
    IEICE ELECTRONICS EXPRESS, 2017, 14 (12):
  • [10] Efficient Montgomery-Based Semi-Systolic Multiplier for Even-Type GNB of GF(2m)
    Wang, Zhen
    Fan, Shuqin
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (03) : 415 - 419
12345