Scheduling heuristics for heterogeneous processors

被引:0
作者
Boudet, V [1 ]
Robert, Y [1 ]
机构
[1] Ecole Normale Super Lyon, UMR CNRS 5668, INRIA, LIP, F-69364 Lyon 07, France
来源
PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS | 2001年
关键词
heterogeneous processors; unrelated parallel machines; scheduling heuristics; allocation; complexity;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Scheduling computation tasks oil processors is a key issue for high-performance computing, Although a large number of scheduling heuristics have been presented in the literature, most of them target only homogeneous resources. We survey five heuristics aiming at scheduling directed acyclic weighted task graphs on a bounded number of heterogeneous processors: the Best Imaginary Level (BIL), tile Generalized Dynamic Level (GDL), the Critical-Path-on-a-Processor (CPOP), the Heterogeneous Earliest Finish Time (HEFT) and the Partial Completion Time (PCT) algorithms. We also introduce a new low-complexity heuristic, which we call tire Iso-Level Heterogeneous Allocation (ILHA) algorithm. We compare the performances of these six heuristics using four classical testbeds.
引用
收藏
页码:2109 / 2115
页数:3
相关论文
共 9 条
[1]  
[Anonymous], 1995, Scheduling theory and its applications
[2]  
BOUDET V, 2001, RR200107 LIP ENS
[3]  
BOUDET V, 1999, INT C PAR DISTR PROC
[4]  
MAHESWARAN M, 1998, 7 HET COMP WORKSH IE
[5]  
OH H, 1996, LNCS, V1123, P1
[6]  
SHIRAZI BA, 1995, SCHEDULING LOAD BALA
[7]   A COMPILE-TIME SCHEDULING HEURISTIC FOR INTERCONNECTION-CONSTRAINED HETEROGENEOUS PROCESSOR ARCHITECTURES [J].
SIH, GC ;
LEE, EA .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (02) :175-187
[8]  
TOPCUOGLU H, 1999, 8 HET COMP WORKSH IE
[9]   DSC - SCHEDULING PARALLEL TASKS ON AN UNBOUNDED NUMBER OF PROCESSORS [J].
YANG, T ;
GERASOULIS, A .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (09) :951-967