Design methodology for ultra low-power analog circuits using next generation BSIM6 MOSFET compact model

被引:30
|
作者
Mangla, A. [1 ]
Chalkiadaki, M. -A. [1 ]
Fadhuile, F. [2 ]
Taris, T. [2 ]
Deval, Y. [2 ]
Enz, C. C. [1 ,3 ]
机构
[1] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland
[2] IMS Bordeaux, Bordeaux, France
[3] Swiss Ctr Elect & Microtechnol CSEM, Neuchatel, Switzerland
基金
瑞士国家科学基金会;
关键词
Design methodology; BSIM6; Low power; RF integrated circuit design;
D O I
10.1016/j.mejo.2013.02.022
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The recently proposed BSIM6 bulk MOSFET compact model is set to replace the hitherto widely used BSIM3 and BSIM4 models as the de-facto industrial standard. Unlike its predecessors which were threshold voltage based, the BSIM6 core is charge based and thus physically continuous at all levels of inversion from linear operation to saturation. Hence, it lends itself conveniently for the use of a design methodology suited for low-power analog circuit design based on the inversion coefficient (IC) that has been extensively used in conjugation with the EIN model and allows to make simple calculations of, for example, transconductance efficiency, gain bandwidth product, etc. This methodology helps to make a near-optimal selection of transistor dimensions and operating points even in moderate and weak inversion regions. This paper will discuss the IC based design methodology and its application to the next generation BSIM6 compact MOSFET model. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:570 / 575
页数:6
相关论文
共 21 条
  • [1] Design Methodology for Ultra Low-Power Analog Circuits using Next Generation BSIM6 Compact Model
    Mangla, A.
    Chalkiadaki, M. -A.
    Enz, C. C.
    NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 730 - 733
  • [2] Design of ultra low-power RF oscillators based on the inversion coefficient methodology using BSIM6 model
    Guitton, G.
    Mangla, A.
    Chalkiadaki, M. -A.
    Fadhuile, F.
    Taris, T.
    Enz, C.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (02) : 382 - 397
  • [3] Nanoscale MOSFET Modeling for the Design of Low-power Analog and RF Circuits
    Enz, Christian
    Pezzotta, Alessandro
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 21 - 26
  • [4] Low-Power RF Modeling of a 40nm CMOS Technology Using BSIM6
    Chalkiadaki, Maria-Anna
    Enz, Christian C.
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 57 - 62
  • [5] Accurate RF modeling of nanoscale MOSFET using BSIM6 including low levels of inversion
    Chalkiadaki, M. -A.
    Enz, C. C.
    MICROELECTRONICS JOURNAL, 2014, 45 (09) : 1159 - 1167
  • [6] Low-Power Design Methodology for CML and ECL Circuits
    Schrape, Oliver
    Appel, Markus
    Winkler, Frank
    Krstic, Milos
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
  • [7] A new systematic design approach for low-power analog integrated circuits
    Dolatshahi, Mehdi
    Hashemipour, Omid
    Navi, Keivan
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (05) : 384 - 389
  • [8] Ultra low-power low-voltage analog integrated filter design
    Serdijn, WA
    Haddad, SA
    De Lima, JA
    ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 369 - +
  • [9] DESIGN PRINCIPLES FOR LOW-VOLTAGE LOW-POWER ANALOG INTEGRATED-CIRCUITS
    SERDIJN, WA
    VANDERWOERD, AC
    VANROERMUND, AHM
    DAVIDSE, J
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1995, 8 (01) : 115 - 120
  • [10] Design of the ultra low-power synchronizer using ADCL buffer for adiabatic logic
    Cho, Seung-Il
    Harada, Tomochika
    Yokoyama, Michio
    IEICE ELECTRONICS EXPRESS, 2012, 9 (20): : 1576 - 1585