FPGA Implementation of Neural Network as Processing Element in Ice Detector

被引:0
作者
Marouf, Mohamed [1 ]
Popovic-Bozovic, Jelena [1 ]
Popovic, Ivan [1 ]
机构
[1] Univ Belgrade, Sch Elect Engn, Belgrade 11001, Serbia
来源
ELEVENTH SYMPOSIUM ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING (NEUREL 2012) | 2012年
关键词
FPGA implementation; Ice detection; Neural network; VHDL; SYSTEM;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we propose usage of neural networks in the field of meteorology especially to detect ice formation on roads. Used algorithm for building and training network is based on the road and air conditions which define ice formation on road's surface. The ability of self and supervised learning are both used to solve this problem. We used VHDL to build proposed neural network as a part of the ice detector. FPGA implementation of the neural network is done using Xilinx Spartan-3 device.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] FPGA Implementation of Radio Frequency Neural Networks
    Bhatia, Amit
    Robinson, Josh
    Carmack, Joseph
    Kuzdeba, Scott
    2022 IEEE 12TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2022, : 613 - 618
  • [32] An efficient FPGA implementation of hand gestures recognition based on neural networks
    Abdolazimi, Ali
    Molahosseini, Amir Sabbagh
    Keynia, Farshid
    NEXO REVISTA CIENTIFICA, 2021, 34 (02): : 807 - 824
  • [33] SOM neural network design - A new Simulink library based approach targeting FPGA implementation
    Tisan, A.
    Cirstea, M.
    MATHEMATICS AND COMPUTERS IN SIMULATION, 2013, 91 : 134 - 149
  • [34] Dynamics analysis and FPGA implementation of discrete memristive cellular neural network with heterogeneous activation functions
    Wang, Chunhua
    Luo, Dingwei
    Deng, Quanli
    Yang, Gang
    CHAOS SOLITONS & FRACTALS, 2024, 187
  • [35] FPGA-implementation of dynamic time delay neural network for power amplifier behavioral modeling
    Mohammed Bahoura
    Chan-Wang Park
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 819 - 828
  • [36] FPGA-implementation of dynamic time delay neural network for power amplifier behavioral modeling
    Bahoura, Mohammed
    Park, Chan-Wang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 819 - 828
  • [37] Low-Power FPGA Implementation of Convolution Neural Network Accelerator for Pulse Waveform Classification
    Chen, Chuanglu
    Li, Zhiqiang
    Zhang, Yitao
    Zhang, Shaolong
    Hou, Jiena
    Zhang, Haiying
    ALGORITHMS, 2020, 13 (09)
  • [38] FPGA Implementation of Complex-Valued Neural Network for Polar-Represented Image Classification
    Ahmad, Maruf
    Zhang, Lei
    Chowdhury, Muhammad E. H.
    SENSORS, 2024, 24 (03)
  • [39] FPGA implementation of epileptic seizure detection using semisupervised reduced deep convolutional neural network
    Sahani, Mrutyunjaya
    Rout, Susanta Kumar
    Dash, Pradipta Kishore
    APPLIED SOFT COMPUTING, 2021, 110
  • [40] A skin detector based on neural network
    Chen, L
    Zhou, JL
    Liu, ZM
    Chen, W
    Xiong, GQ
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 615 - 619