Characterization of silicon-germanium heterojunction bipolar transistors degradation in silicon-germanium BiCMOS technologies

被引:4
作者
Lee, Seung-Yun [1 ]
Park, Chan Woo [1 ]
机构
[1] IT Covergence & Components Lab, Elect & Telecommun Res Inst, Taejon 305350, South Korea
关键词
silicon-germanium (SiGe); heterojunction bipolar transistor (HBT); BiCMOS; degradation;
D O I
10.1016/j.sse.2006.01.010
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The degradations of SiGe heterojunction bipolar transistors (HBTs) caused by the integration of the HBTs with a CMOS process were investigated. SiGe HBTs were fabricated using two sorts of BiCMOS technology, the HBT-during-CMOS (HDC) process by which SiGe HBTs and Si CMOS transistors are generated simultaneously, and the HBT-after-CMOS (HAC) process whereby SiGe HBTs are prepared after the CMOS element formation. While the current gain, the cut-off frequency (f(T)), and the maximum oscillation frequency (f(max)) decreased by the HDC process, the SiGe HBTs prepared by the HAC process exhibited lower f(max) and breakdown voltage than the control HBTs made by a SiGe HBT process. These specific deteriorations originated from the doping concentration variations in the SiGe base for the HDC process and in the surface of collector for the HAC process, respectively. The thermal heat of the source-drain anneal broadened the boron profile in the SiGe base and induced the location change of emitter-base and collector-base junctions in the HDC process. The surface concentration of the collector increased due to the phosphorus evaporated from the gate poly-silicon during the HAC process. The device performances could be improved to the level of the control HBTs by modifying the BiCMOS processes either by decreasing the source-drain anneal temperature to suppress the boron diffusion or overlaying capping layers on the gate poly-silicon to prevent the auto-doping. (c) 2006 Elsevier Ltd. All rights reserved.
引用
收藏
页码:333 / 339
页数:7
相关论文
共 15 条
  • [1] IDENTIFICATION OF PERIMETER DEPLETION AND EMITTER PLUG EFFECTS IN DEEP-SUBMICROMETER, SHALLOW-JUNCTION POLYSILICON EMITTER BIPOLAR-TRANSISTORS
    BURGHARTZ, JN
    SUN, JYC
    STANIS, CL
    MADER, SR
    WARNOCK, JD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) : 1477 - 1489
  • [2] COLLECTOR-EMITTER OFFSET VOLTAGE IN ALGAAS/GAAS HETEROJUNCTION BIPOLAR-TRANSISTORS
    CHAND, N
    FISCHER, R
    MORKOC, H
    [J]. APPLIED PHYSICS LETTERS, 1985, 47 (03) : 313 - 315
  • [3] Phosphorus diffusion in silicon oxide and oxynitride gate dielectrics
    Ellis, KA
    Buhrman, RA
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 1999, 2 (10) : 516 - 518
  • [4] SI/SIGE EPITAXIAL-BASE TRANSISTORS .1. MATERIALS, PHYSICS, AND CIRCUITS
    HARAME, DL
    COMFORT, JH
    CRESSLER, JD
    CRABBE, EF
    SUN, JYC
    MEYERSON, BS
    TICE, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (03) : 455 - 468
  • [5] Current status and future trends of SiGeBiCMOS technology
    Harame, DL
    Ahlgren, DC
    Coolbaugh, DD
    Dunn, JS
    Freeman, GG
    Gillis, JD
    Groves, RA
    Hendersen, GN
    Johnson, RA
    Joseph, AJ
    Subbanna, S
    Victor, AM
    Watson, KM
    Webster, CS
    Zampardi, PJ
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (11) : 2575 - 2594
  • [6] SiGe HBT for application in BiCMOS technology: II. Design, technology and performance
    Jain, SC
    Decoutere, S
    Willander, M
    Maes, HE
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2001, 16 (07) : R67 - R85
  • [7] Self-aligned Ti germanosilicide formation on a polycrystalline Si/SiGe/Si extrinsic base for SiGe heterojunction bipolar transistors
    Lee, SY
    Park, CW
    Kang, JY
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (11) : 1349 - 1356
  • [8] The behavior of Ti silicidation on Si/SiGe/Si base and its effect on base resistance and fmax in SiGe hetero-junction bipolar transistors
    Lee, SY
    Kim, HS
    Lee, SH
    Shim, KH
    Kang, JY
    Song, MK
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2001, 12 (08) : 467 - 472
  • [9] THE IMPLEMENTATION OF A REDUCED-FIELD PROFILE DESIGN FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS
    LU, PF
    COMFORT, JH
    TANG, DD
    MEYERSON, BS
    SUN, JYC
    [J]. IEEE ELECTRON DEVICE LETTERS, 1990, 11 (08) : 336 - 338
  • [10] Implanted collector profile optimization in a SiGe HBT process
    Malm, BG
    Johansson, T
    Arnborg, T
    Norström, H
    Grahn, JV
    Östling, M
    [J]. SOLID-STATE ELECTRONICS, 2001, 45 (03) : 399 - 404