System Design of ATSC3.0 Broadcast Gateway Based on CPU-FPGA

被引：0
作者：
Ding, Jianhao [1 ,2 ]
Xiong, Shuai [1 ,2 ]
Liu, Yifan [1 ,2 ]
He, Dazhi [1 ,2 ]
Zhang, Wenjun [1 ,2 ]
Wang, Kaikai [1 ,2 ]
机构：
[1] Shanghai Jiao Tong Univ, Cooperat Media Network Innovat Ctr, Shanghai, Peoples R China
[2] Shanghai Jiao Tong Univ, Shanghai, Peoples R China
来源：
2018 IEEE 88TH VEHICULAR TECHNOLOGY CONFERENCE (VTC-FALL) | 2018年
基金：
中国国家自然科学基金;
关键词：
ATSC3.0; Broadcast Gateway; Fusion Network; Heterogeneous Platform; Hardware Acceleration; Software-Hardware Co-design;
D O I：
暂无
中图分类号：
U [交通运输];
学科分类号：
08 ; 0823 ;
摘要：
According to the latest ATSC3.0 standard, a broadcast gateway software implementation scheme using multi-thread network programming is devised. This scheme meets real-time processing demand of fundamental system capacity. In order to satisfy extension business demand of higher capacity and higher concurrency of future fusion network, a CPU-FPGA software-hardware co-design scheme is proposed in the consideration of data processing features of broadcast gateway. Based on the results of detailed data processing task analysis, the most time consuming and the highest CPU occupation ratio tasks are distributed to FPGA implementation. Data exchange and operation synchronization between software and hardware is realized through data sharing and memory mapping I/O. According to testing results, the time consumption of main modules and the overall CPU occupation ratio are reduced effectively. The data capacity of a broadcast gateway is greatly improved at the same time.
引用
收藏
页数：5
相关论文
共 8 条
  • [1] Bai X, 2017, IEEE SYMP COMP COMMU, P682, DOI 10.1109/ISCC.2017.8024607
  • [2] Fang Rui, 2015, Computer Engineering and Applications, V51, P32, DOI 10.3778/j.issn.1002-8331.1405-0335
  • [3] Fay Luke, 2017, ATSC STANDARD PHYS L
  • [4] HU Guo, 2014, P 24 ANN AC C NAT AN, P380
  • [5] Mohanty A, 2016, IEEE INT SYMP CIRC S, P117, DOI 10.1109/ISCAS.2016.7527184
  • [6] Skip Pizzi, 2017, ATSC CAND STAND ATSC
  • [7] Whitaker Jerry, 2017, ATSC WORKING DRAFT S
  • [8] Memory Coherency Based CPU-Cache-FPGA Acceleration Architecture for Cloud Computing
    Yang, Hao
    Yan, Xiaolang
    [J]. 2015 2ND INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CONTROL ENGINEERING ICISCE 2015, 2015, : 304 - 307
1